{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:35Z","timestamp":1750307915212,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228819","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"132-137","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["GALS SoC interconnect bus for wireless sensor network processor platforms"],"prefix":"10.1145","author":[{"given":"Carlos","family":"Fern\u00e1ndez","sequence":"first","affiliation":[{"name":"University College Dublin, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajkumar K.","family":"Raval","sequence":"additional","affiliation":[{"name":"University College Dublin, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris J.","family":"Bleakley","sequence":"additional","affiliation":[{"name":"University College Dublin, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"volume-title":"University of Aarhus","year":"2005","author":"Andersen J.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/990680.990705"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013322"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/384264.379006"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1132983.1133000"},{"volume-title":"Telos: Enabling Ultra-low Power Wireless Research. Fourth Int. Symp. on Information Processing in Sensor Networks","year":"2005","author":"Polastre J.","key":"e_1_3_2_1_6_1"},{"volume-title":"Thesis","year":"1984","author":"Chapiro D. M.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","unstructured":"ARM Limited. AMBA AXI Protocol v1.0 Specification. 2003 2004.  ARM Limited. AMBA AXI Protocol v1.0 Specification. 2003 2004."},{"key":"e_1_3_2_1_9_1","unstructured":"Altera Corporation. Atlantic Interface. 2002.  Altera Corporation. Atlantic Interface. 2002."},{"key":"e_1_3_2_1_10_1","unstructured":"Altera Corporation. Avalon Interface Specification. 2005.  Altera Corporation. Avalon Interface Specification. 2005."},{"key":"e_1_3_2_1_11_1","unstructured":"Wade D. Peterson. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. OpenCores.org 2002.  Wade D. Peterson. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. OpenCores.org 2002."},{"key":"e_1_3_2_1_12_1","unstructured":"IBM. The CoreConnect Bus Architecture. 1999.  IBM. The CoreConnect Bus Architecture. 1999."},{"volume-title":"Next Generation CoreConnect Processor Local Bus Architecture. Annual IEEE Int. ASIC\/SOC Conference","year":"2002","author":"Hofmann R.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/551495.785261"},{"key":"e_1_3_2_1_15_1","volume-title":"Overview of Bus-based System-on-chip Interconnections. IEEE ISCAS Int. Symp. on Circuits and Systems","volume":"375","author":"Salminen E.","year":"2002"},{"key":"e_1_3_2_1_16_1","unstructured":"Tyndall National Institute. www.tyndall.ie.  Tyndall National Institute. www.tyndall.ie."},{"key":"e_1_3_2_1_17_1","unstructured":"VTVT Group. http:\/\/www.ee.vt.edu\/~ha\/cell library\/distribution.html.  VTVT Group. http:\/\/www.ee.vt.edu\/~ha\/cell library\/distribution.html."}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228819","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:57Z","timestamp":1750258077000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228819"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":17,"alternative-id":["10.1145\/1228784.1228819","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228819","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}