{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908453,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228820","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"138-143","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Sensitive registers"],"prefix":"10.1145","author":[{"given":"A.","family":"Robinson","sequence":"first","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. D.","family":"Garside","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Morgan Kaufmann","author":"Henessey J.L.","year":"1990","unstructured":"J.L. Henessey , D.A. Patterson , Computer Architecture a Quantitative Approach , Morgan Kaufmann , 1990 , ISBN 1-55860-069-8 (p. 123). J.L. Henessey, D.A. Patterson, Computer Architecture a Quantitative Approach, Morgan Kaufmann, 1990, ISBN 1-55860-069-8 (p. 123)."},{"key":"e_1_3_2_1_3_1","unstructured":"Texas Instruments MSP-430 http:\/\/www.ti.com\/msp430  Texas Instruments MSP-430 http:\/\/www.ti.com\/msp430"},{"key":"e_1_3_2_1_4_1","unstructured":"http:\/\/java.sun.com\/reference\/docs\/  http:\/\/java.sun.com\/reference\/docs\/"},{"volume-title":"Information Technology - Programming languages, their environments and system software interfaces - Specification for Safer","author":"Technical Report IEC","key":"e_1_3_2_1_5_1","unstructured":"ISO\/ IEC draft 2005-09-06 Technical Report , Information Technology - Programming languages, their environments and system software interfaces - Specification for Safer , More Secure C Library Functions . ISO\/IEC draft 2005-09-06 Technical Report, Information Technology - Programming languages, their environments and system software interfaces - Specification for Safer, More Secure C Library Functions."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of DARPA Information Survivability Conference and Expo (DISCEX)","author":"Crispin C.","year":"2005","unstructured":"C. Crispin , P. Wagle , C. Pu , S. Beattie , and J. Walpole , Buffer Overflows: Attacks and Defenses for the Vulnerability of the Decade , Proceedings of DARPA Information Survivability Conference and Expo (DISCEX) 2005 . C. Crispin, P. Wagle, C. Pu, S. Beattie, and J. Walpole, Buffer Overflows: Attacks and Defenses for the Vulnerability of the Decade, Proceedings of DARPA Information Survivability Conference and Expo (DISCEX) 2005."},{"key":"e_1_3_2_1_7_1","unstructured":"http:\/\/gnu.teleglobe.net\/software\/gcc\/projects\/bp\/main.html  http:\/\/gnu.teleglobe.net\/software\/gcc\/projects\/bp\/main.html"},{"key":"e_1_3_2_1_8_1","unstructured":"IA-32 Intel Architecture Software Developer's Manual Volume 1 Intel Corporation 2006 (available from http:\/\/www.intel.com\/design\/pentium4\/manuals\/index_new.htm)  IA-32 Intel Architecture Software Developer's Manual Volume 1 Intel Corporation 2006 (available from http:\/\/www.intel.com\/design\/pentium4\/manuals\/index_new.htm)"},{"key":"e_1_3_2_1_9_1","volume":"1","author":"Reference Manual Family Programmer's","unstructured":"M68000 Family Programmer's Reference Manual , M68000PM\/AD Rev. 1 , Motorola Inc. 1992 (available from http:\/\/www.freescale.com\/files\/archives\/doc\/ref_manual\/M68000PRM.pdf) M68000 Family Programmer's Reference Manual, M68000PM\/AD Rev. 1, Motorola Inc. 1992 (available from http:\/\/www.freescale.com\/files\/archives\/doc\/ref_manual\/M68000PRM.pdf)","journal-title":"Rev."},{"key":"e_1_3_2_1_10_1","unstructured":"IAR Systems C\/C++ compiler and debugger tools for TI MSP-430 http:\/\/www.iar.com\/p4771\/p4771_eng.php  IAR Systems C\/C++ compiler and debugger tools for TI MSP-430 http:\/\/www.iar.com\/p4771\/p4771_eng.php"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of Third IEEE Workshop on Embedded Networked Sensors (EmNets 2006","author":"Lane N.D.","year":"2006","unstructured":"N.D. Lane , A.T. Campbell , The Influence of Microprocessor Instructions on the Energy Consumption of Wireless Sensor Networks , In Proc. of Third IEEE Workshop on Embedded Networked Sensors (EmNets 2006 ), Cambridge, Massachusetts, USA May 30--31 , 2006 . N.D. Lane, A.T. Campbell, The Influence of Microprocessor Instructions on the Energy Consumption of Wireless Sensor Networks, In Proc. of Third IEEE Workshop on Embedded Networked Sensors (EmNets 2006), Cambridge, Massachusetts, USA May 30--31, 2006."}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228820","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228820"}},"subtitle":["a technique for reducing the fetch bandwidth in low-power microprocessors"],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":12,"alternative-id":["10.1145\/1228784.1228820","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228820","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}