{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908439,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228824","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"152-155","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["A new approach to logic synthesis of multi-output boolean functions on pal-based CPLDS"],"prefix":"10.1145","author":[{"given":"Dariusz","family":"Kania","sequence":"first","affiliation":[{"name":"Silesian University of Technology, Gliwice, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277220"},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE International. Conference on Field - Programmable Technology","author":"Chen S.","year":"2002","unstructured":"Chen S. , Hwang T. , Liu C., A technology mapping algorithm for CPLD architectures , IEEE International. Conference on Field - Programmable Technology , Hong Kong , 2002 , 204--210. Chen S., Hwang T., Liu C., A technology mapping algorithm for CPLD architectures, IEEE International. Conference on Field - Programmable Technology, Hong Kong, 2002, 204--210."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990639"},{"key":"e_1_3_2_1_4_1","unstructured":"Kania D. The Logic Synthesis for the PAL-based CPLDs Wydawnictwo Politechniki Slaskiej nr 14 Gliwice 2004 (in polish).  Kania D. The Logic Synthesis for the PAL-based CPLDs Wydawnictwo Politechniki Slaskiej nr 14 Gliwice 2004 (in polish)."},{"volume-title":"Synthesis and optimization of digital circuits","author":"Micheli G","key":"e_1_3_2_1_5_1","unstructured":"Micheli G , Synthesis and optimization of digital circuits , McGraw-Hill International Ed . Micheli G, Synthesis and optimization of digital circuits, McGraw-Hill International Ed."}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228824","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228824"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":5,"alternative-id":["10.1145\/1228784.1228824","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228824","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}