{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908241,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228826","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"160-163","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264\/AVC"],"prefix":"10.1145","author":[{"given":"Zhenyu","family":"Liu","sequence":"first","affiliation":[{"name":"Waseda University, Kitakyushu, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqing","family":"Huang","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Song","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Ikenaga","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286980"},{"key":"e_1_3_2_1_2_1","first-page":"796","volume-title":"Proceedings of ISCAS 2003","volume":"2","author":"Huang Y. W.","year":"2003","unstructured":"Y. W. Huang , T. C. Wang , B. Y. Hsieh , and L. G. Chen . Hardware architecture design for variable block size motion estimation in mpeg-4 avc\/jvt\/itu-t h.264 . In Proceedings of ISCAS 2003 , volume 2 , pages 796 -- 799 , May 2003 . Y. W. Huang, T. C. Wang, B. Y. Hsieh, and L. G. Chen. Hardware architecture design for variable block size motion estimation in mpeg-4 avc\/jvt\/itu-t h.264. In Proceedings of ISCAS 2003, volume 2, pages 796--799, May 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"key":"e_1_3_2_1_4_1","first-page":"1936","article-title":"A fine-grain scalable and low memory cost variable block size motion estimation architecture for h.264\/avc","author":"Liu Z. Y.","year":"1928","unstructured":"Z. Y. Liu , Y. Song , T. Ikenaga , and S. Goto . A fine-grain scalable and low memory cost variable block size motion estimation architecture for h.264\/avc . IEICE Transactions on Electronics, E89-C(12) : 1928 -- 1936 , December 2006. Z. Y. Liu, Y. Song, T. Ikenaga, and S. Goto. A fine-grain scalable and low memory cost variable block size motion estimation architecture for h.264\/avc. IEICE Transactions on Electronics, E89-C(12):1928--1936, December 2006.","journal-title":"IEICE Transactions on Electronics, E89-C(12)"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120980"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.829555"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.877150"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228826","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228826"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":8,"alternative-id":["10.1145\/1228784.1228826","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228826","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}