{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:37:16Z","timestamp":1772303836446,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228833","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"188-191","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Novel architectures for efficient (m, n) parallel counters"],"prefix":"10.1145","author":[{"given":"Sreehari","family":"Veeramachaneni","sequence":"first","affiliation":[{"name":"Center for VLSI and Embedded System Technologies, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avinash","family":"Lingamneni","sequence":"additional","affiliation":[{"name":"Center for VLSI and Embedded System Technologies, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Kirthi","family":"Krishna","sequence":"additional","affiliation":[{"name":"Center for VLSI and Embedded System Technologies, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[{"name":"Center for VLSI and Embedded System Technologies, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"349","article-title":"Some Schemes for Parallel Multipliers","volume":"34","author":"Dadda","year":"1965","unstructured":"L. Dadda , \" Some Schemes for Parallel Multipliers ,\" Alta Frequenza , Vol. 34 , pp. 349 -- 356 , 1965 . L. Dadda, \"Some Schemes for Parallel Multipliers,\" Alta Frequenza, Vol.34, pp.349--356, 1965.","journal-title":"Alta Frequenza"},{"key":"e_1_3_2_1_2_1","first-page":"722","article-title":"Jr., \"Digital Neural Network Implementation","author":"Swartzlander Jr.","year":"1992","unstructured":"E.E. Swartzlander , Jr. and R.F. Jones , Jr., \"Digital Neural Network Implementation ,\" Proceedings of the 11th Annual International Phoenix Conference on Computers and Communications , pp. 722 -- 728 , 1992 . E.E. Swartzlander,Jr. and R.F. Jones, Jr., \"Digital Neural Network Implementation,\" Proceedings of the 11th Annual International Phoenix Conference on Computers and Communications, pp.722--728, 1992.","journal-title":"Proceedings of the 11th Annual International Phoenix Conference on Computers and Communications"},{"key":"e_1_3_2_1_3_1","first-page":"89","article-title":"A review of large parallel counter designs","author":"Earl E.","year":"2004","unstructured":"Earl E. Swartzlander , Jr. , \" A review of large parallel counter designs ,\" Proceedings. IEEE Computer society Annual Symposium on VLSI , 2004 , pp. 89 -- 98 , Feb. 2004. Earl E. Swartzlander, Jr., \"A review of large parallel counter designs,\" Proceedings. IEEE Computer society Annual Symposium on VLSI, 2004, pp.89--98, Feb. 2004.","journal-title":"Proceedings. IEEE Computer society Annual Symposium on VLSI"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223639"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02409399"},{"key":"e_1_3_2_1_6_1","first-page":"43","volume-title":"Grenoble","author":"Mayur Mehta E","year":"1991","unstructured":"Mayur Mehta , Vijay Parmar and Earl E . Swartzlander, Jr., \"High-speed Multiplier Design using Multi-Input Counter and Compressor Circuits,\" Proceedings 10t Symposium on Computer Arithmetic , Grenoble , France , pp. 43 -- 50 , 1991 . Mayur Mehta, Vijay Parmar and Earl E. Swartzlander, Jr., \"High-speed Multiplier Design using Multi-Input Counter and Compressor Circuits,\" Proceedings 10t Symposium on Computer Arithmetic, Grenoble, France, pp. 43--50, 1991."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228833","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228833"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":7,"alternative-id":["10.1145\/1228784.1228833","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228833","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}