{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908106,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228846","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"241-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A new decompression system for the configuration process of SRAM-based FPGAS"],"prefix":"10.1145","author":[{"given":"Luca","family":"Sterpone","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Massimo","family":"Violante","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_2_1","volume-title":"Complete Data Sheet,\" DS031 (v3.4)","author":"As II","year":"2005","unstructured":"Xilinx Product Specification, \"Virtex- II Platform FPG As : Complete Data Sheet,\" DS031 (v3.4) March 1, 2005 . Xilinx Product Specification, \"Virtex-II Platform FPGAs: Complete Data Sheet,\" DS031 (v3.4) March 1, 2005."},{"key":"e_1_3_2_1_3_1","unstructured":"A. Khu \"Xilinx FPGA Configuration Data Compression and Decompression \" Xilinx - WP152 September 2001.  A. Khu \"Xilinx FPGA Configuration Data Compression and Decompression \" Xilinx - WP152 September 2001."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.19"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.775631"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382679"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.862721"},{"key":"e_1_3_2_1_8_1","volume-title":"WP253, v1.0.1","author":"Le A.","year":"2006","unstructured":"A. Le , \"Simplifying the FPGA Configuration Design Process ,\" Xilinx White Paper : Platform Flash PROMs , WP253, v1.0.1 , August 2006 . A. Le, \"Simplifying the FPGA Configuration Design Process,\" Xilinx White Paper: Platform Flash PROMs, WP253, v1.0.1, August 2006."},{"key":"e_1_3_2_1_9_1","unstructured":"Altera sheets \"Using Altera Enhanced Configuration Devices \" Chapter 14 April 2003.  Altera sheets \"Using Altera Enhanced Configuration Devices \" Chapter 14 April 2003."},{"key":"e_1_3_2_1_10_1","first-page":"138","volume-title":"18th IEEE International Parallel and Distributed Processing Symposium","author":"H\u00fcbner M.","year":"2004","unstructured":"M. H\u00fcbner , M. Ullmann , F. Weissel , J. Becker , \"Real-time configuration code decompression for dynamic FPGA self-reconfiguration \", 18th IEEE International Parallel and Distributed Processing Symposium , pp. 138 , April 2004 . M. H\u00fcbner, M. Ullmann, F. Weissel, J. Becker, \"Real-time configuration code decompression for dynamic FPGA self-reconfiguration\", 18th IEEE International Parallel and Distributed Processing Symposium, pp. 138, April 2004."},{"key":"e_1_3_2_1_11_1","first-page":"135","volume-title":"18th IEEE International Parallel and Distributed Processing Symposium","author":"Ullmann M.","year":"2004","unstructured":"M. Ullmann , M. H\u00fcbner , B. Grimm , J. Becker , \"An FPGA Run-Time System for Dynamical On-Demand Reconfiguration,\" 18th IEEE International Parallel and Distributed Processing Symposium , pp. 135 , April 2004 . M. Ullmann, M. H\u00fcbner, B. Grimm, J. Becker, \"An FPGA Run-Time System for Dynamical On-Demand Reconfiguration,\" 18th IEEE International Parallel and Distributed Processing Symposium, pp. 135, April 2004."},{"key":"e_1_3_2_1_12_1","unstructured":"Atmel FPGA www.atmel.com  Atmel FPGA www.atmel.com"},{"key":"e_1_3_2_1_13_1","unstructured":"Xilinx FPGA www.xilinx.com  Xilinx FPGA www.xilinx.com"},{"key":"e_1_3_2_1_14_1","unstructured":"Atmel Corporation \"AT94K Series Field Programmable System Level Integrated Circuit \" 2001.  Atmel Corporation \"AT94K Series Field Programmable System Level Integrated Circuit \" 2001."},{"volume-title":"May 26, 2004.","author":"Eck V.","key":"e_1_3_2_1_15_1","unstructured":"V. Eck , P. Kalra , R. LeBlanc and J. McManus , \" In-Circuit Partial Reconfiguration of Rocket-IO Attributes,\" Xilinx Application Notes, XAPP662 , May 26, 2004. V. Eck, P. Kalra, R. LeBlanc and J. McManus, \"In-Circuit Partial Reconfiguration of Rocket-IO Attributes,\" Xilinx Application Notes, XAPP662, May 26, 2004."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/290159.290162"},{"key":"e_1_3_2_1_17_1","first-page":"5","article-title":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet","volume":"4","year":"2005","unstructured":"Xilinx Product Specification , \" Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet ,\" DS083 v 4 . 5 , October 10, 2005 . Xilinx Product Specification, \"Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet,\" DS083 v4.5, October 10, 2005.","journal-title":"DS083"},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx Reference Guide \"PowerPC Processor \" EDK 6.1 September 2 2003.  Xilinx Reference Guide \"PowerPC Processor \" EDK 6.1 September 2 2003."}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228846","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228846"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":18,"alternative-id":["10.1145\/1228784.1228846","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228846","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}