{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:29Z","timestamp":1750307909193,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228858","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"299-304","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Using standard asic back-end for qdi asynchronous circuits"],"prefix":"10.1145","author":[{"given":"Mehrdad","family":"Najibi","sequence":"first","affiliation":[{"name":"Amirkabir University of Technology, Tehran, Iran"}]},{"given":"Kamran","family":"Saleh","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology, Tehran, Iran"}]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology, Tehran, Iran"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/785169.785385"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"e_1_3_2_1_3_1","unstructured":"http:\/\/www.async.ir  http:\/\/www.async.ir"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"e_1_3_2_1_5_1","first-page":"95","volume-title":"Computer Science Department","author":"Lines Andrew M.","year":"1995"},{"volume-title":"Peter A. Beerel: High Performance Asynchronous ASIC Back-End Design Flow Using Single-Track Full-Buffer Standard Cells. ASYNC 2004:  95--105","author":"Ferretti Marcos","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"J. Sparso S. Furber \"Principles of Asynchronous Circuit Design - A System Perspective \" Kluwer Academic Publishers 2002.   J. Sparso S. Furber \"Principles of Asynchronous Circuit Design - A System Perspective \" Kluwer Academic Publishers 2002.","DOI":"10.1007\/978-1-4757-3385-3"}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228858","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228858"}},"subtitle":["dealing with isochronic fork constraint"],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":7,"alternative-id":["10.1145\/1228784.1228858","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228858","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}