{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908799,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228873","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"371-376","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Bus-encoding technique to reduce delay, power and simultaneous switching noise (SSN) in RLC interconnects"],"prefix":"10.1145","author":[{"given":"Chittarsu","family":"Raghunandan","sequence":"first","affiliation":[{"name":"International Institute of Information Technology, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. S.","family":"Sainarayanan","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industry Association International Technology Roadmap For Semiconductors. Website: http:\/\/www.itrs.net\/.  Semiconductor Industry Association International Technology Roadmap For Semiconductors. Website: http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860956"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370294"},{"key":"e_1_3_2_1_4_1","first-page":"57","author":"Victor B.","year":"2001","unstructured":"B. Victor and K. Keutzer , \"Bus Encoding to Prevent Crosstalk Delay,\" ICCAD , 2001 , pp. 57 -- 63 . B. Victor and K. Keutzer, \"Bus Encoding to Prevent Crosstalk Delay,\" ICCAD, 2001, pp. 57--63.","journal-title":"\"Bus Encoding to Prevent Crosstalk Delay,\" ICCAD"},{"key":"e_1_3_2_1_5_1","first-page":"102","author":"Li Lin","year":"2004","unstructured":"Lin Li , Vijaykrishnan.N, Kandemir. M and Irwin . M.J. , \"A Crosstalk Aware Interconnect with Variable Cycle Transmission ,\" Proceeding of DATE , 2004 , pp. 102 -- 107 . Lin Li, Vijaykrishnan.N, Kandemir.M and Irwin.M.J., \"A Crosstalk Aware Interconnect with Variable Cycle Transmission,\" Proceeding of DATE, 2004, pp. 102--107.","journal-title":"Proceeding of DATE"},{"key":"e_1_3_2_1_6_1","first-page":"1372","volume-title":"Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique,\" Proceedings of DATE","author":"Rosinger B.","year":"2004","unstructured":"Lampropoulos, M., Al-Hashimi, B. and Rosinger , P. , \" Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique,\" Proceedings of DATE , pp. 1372 -- 1373 , Feb 2004 . Lampropoulos, M., Al-Hashimi, B. and Rosinger, P., \"Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique,\" Proceedings of DATE, pp. 1372--1373, Feb 2004."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2006.68"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.134"},{"key":"e_1_3_2_1_9_1","volume-title":"High-speed Circuit Board Signal Integrity","author":"Thierauf Stephen","year":"2004","unstructured":"Stephen C. Thierauf , High-speed Circuit Board Signal Integrity , Artech House Publishers , March 2004 . Stephen C.Thierauf, High-speed Circuit Board Signal Integrity, Artech House Publishers, March 2004."},{"key":"e_1_3_2_1_10_1","volume-title":"Signal Integrity Issues and Printed Circuit Board Design","author":"Brooks Douglas","year":"2003","unstructured":"Douglas Brooks , Signal Integrity Issues and Printed Circuit Board Design , Prentice Hall PTR , June 2003 . Douglas Brooks, Signal Integrity Issues and Printed Circuit Board Design, Prentice Hall PTR, June 2003."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low PowerDigital CMOS Design","author":"Chandrakasan A. P.","year":"1995","unstructured":"A. P. Chandrakasan and R. W. Brodersen , Low PowerDigital CMOS Design , Kluwer Academic Publisher , 1995 . A. P. Chandrakasan and R. W. Brodersen, Low PowerDigital CMOS Design, Kluwer Academic Publisher, 1995."},{"key":"e_1_3_2_1_12_1","volume-title":"High-Speed Digital System Design","author":"Hall Stephen H.","year":"2000","unstructured":"Stephen H. Hall , Garrett W. Hall and James A . McCall , High-Speed Digital System Design . John Wiley and Sons Inc ., 2000 . Stephen H. Hall, Garrett W. Hall and James A. McCall, High-Speed Digital System Design. John Wiley and Sons Inc., 2000."},{"key":"e_1_3_2_1_13_1","unstructured":"Predictive technology model NIMO Group ASU. http:\/\/www.eas.asu.edu\/~ptm\/interconnect.html.  Predictive technology model NIMO Group ASU. http:\/\/www.eas.asu.edu\/~ptm\/interconnect.html."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"e_1_3_2_1_15_1","unstructured":"KW Kim KH Back N. Shanbhag CL Liu and SM Kang \"Coupling-driven signal encoding scheme for low-power interface design \" Proceedings of IEEE ICCAD pp. 318--321 Nov. 2000.   KW Kim KH Back N. Shanbhag CL Liu and SM Kang \"Coupling-driven signal encoding scheme for low-power interface design \" Proceedings of IEEE ICCAD pp. 318--321 Nov. 2000."},{"key":"e_1_3_2_1_16_1","volume-title":"December","author":"El-Moursy M. A.","year":"2003","unstructured":"M. A. El-Moursy and Friedman, E. G. , \" Optimum Wire Shaping of an RLC Interconnect,\" Proceedings of the IEEE Midwest Symposium on Circuits and Systems , December 2003 . M. A. El-Moursy and Friedman, E.G., \"Optimum Wire Shaping of an RLC Interconnect,\" Proceedings of the IEEE Midwest Symposium on Circuits and Systems, December 2003."},{"key":"e_1_3_2_1_17_1","first-page":"369","volume-title":"Ismail et al., \"Optimum Repeater Insertion Based on a CMOS Delay Model for On-Chip RLC Interconnect,\" In Proceedings of the IEEE ASIC Conference","author":"Yehea","year":"1998","unstructured":"Yehea I. Ismail et al., \"Optimum Repeater Insertion Based on a CMOS Delay Model for On-Chip RLC Interconnect,\" In Proceedings of the IEEE ASIC Conference , pp 369 -- 373 , Sep 1998 . Yehea I. Ismail et al., \"Optimum Repeater Insertion Based on a CMOS Delay Model for On-Chip RLC Interconnect,\" In Proceedings of the IEEE ASIC Conference, pp 369--373, Sep 1998."}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228873","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228873"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":17,"alternative-id":["10.1145\/1228784.1228873","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228873","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}