{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908782,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228894","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"465-468","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Block placement to ensure channel routability"],"prefix":"10.1145","author":[{"given":"Shigetoshi","family":"Nakatake","sequence":"first","affiliation":[{"name":"University of Kitakyushu, Kitakyushu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zohreh","family":"Karimi","sequence":"additional","affiliation":[{"name":"University of California: Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taraneh","family":"Taghavi","sequence":"additional","affiliation":[{"name":"University of California: Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Majid","family":"Sarrafzadeh","sequence":"additional","affiliation":[{"name":"University of California: Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"30","volume-title":"Proc. of 19th DAC","author":"Ciesielski M. J.","year":"1982","unstructured":"M. J. Ciesielski and E. Kinnen , An Analytical Method for Compacting Routing Area in Integrated Circuits , Proc. of 19th DAC , pp. 30 -- 37 , 1982 . M. J. Ciesielski and E. Kinnen, An Analytical Method for Compacting Routing Area in Integrated Circuits, Proc. of 19th DAC, pp.30--37, 1982."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/TCAD.1983.1270047"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TCAD.1986.1270219"},{"issue":"12","key":"e_1_3_2_1_4_1","first-page":"1485","volume":"10","author":"Cai Yang","year":"1991","unstructured":"Yang Cai and D. F. Wong , Channel\/Switchbox Definition for VLSI Building-Block Layout, IEEE Trans. on CAD , Vol. 10 , No. 12 , pp. 1485 -- 1493 , 1991 . Yang Cai and D. F. Wong, Channel\/Switchbox Definition for VLSI Building-Block Layout, IEEE Trans. on CAD, Vol.10, No.12, pp.1485--1493, 1991.","journal-title":"Channel\/Switchbox Definition for VLSI Building-Block Layout, IEEE Trans. on CAD"},{"key":"e_1_3_2_1_5_1","first-page":"851","volume-title":"Routing Space Estimation and Safe Assignment for Macro Cell Placement Proc. of ASPDAC 1995","author":"Yan Jin-Tai","year":"1995","unstructured":"Jin-Tai Yan , Routing Space Estimation and Safe Assignment for Macro Cell Placement Proc. of ASPDAC 1995 , pp. 851 -- 856 , 1995 . Jin-Tai Yan, Routing Space Estimation and Safe Assignment for Macro Cell Placement Proc. of ASPDAC 1995, pp.851--856, 1995."},{"key":"e_1_3_2_1_6_1","first-page":"118","volume-title":"An Efficient Building Block Layout Methodology for Compact Placement Proc. of GLSIVLSI 1995","author":"Mortazavi Nikolas G., B.-M.","year":"1995","unstructured":"Nikolas G., B.-M. Mortazavi , An Efficient Building Block Layout Methodology for Compact Placement Proc. of GLSIVLSI 1995 , pp. 118 -- 123 , 1995 . Nikolas G., B.-M. Mortazavi, An Efficient Building Block Layout Methodology for Compact Placement Proc. of GLSIVLSI 1995, pp.118--123, 1995."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/43.552084"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/43.845086"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/43.845089"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI07","name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","location":"Stresa-Lago Maggiore Italy"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228894","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:46Z","timestamp":1750258066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228894"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":9,"alternative-id":["10.1145\/1228784.1228894","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228894","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}