{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:28Z","timestamp":1750307908910,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228897","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"477-480","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A low-power 333Mbps mobile-double data rate output driver with adaptive feedback to minimize overshoots and undershoots"],"prefix":"10.1145","author":[{"given":"Rachit Kumar","family":"Gupta","sequence":"first","affiliation":[{"name":"Texas Instruments India Pvt. Ltd., Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikas","family":"Narang","sequence":"additional","affiliation":[{"name":"Texas Instruments India Pvt. Ltd., Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roopashree","family":"H.M.","sequence":"additional","affiliation":[{"name":"Texas Instruments India Pvt. Ltd., Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinod","family":"Menezes","sequence":"additional","affiliation":[{"name":"Texas Instruments India Pvt. Ltd., Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.735540"},{"key":"e_1_3_2_1_2_1","first-page":"353","article-title":"Apparatus and method for a programmable adaptive output driver","volume":"6","author":"Cheong Wai","year":"2000","unstructured":"Chan, Wai Cheong , \" Apparatus and method for a programmable adaptive output driver ,\" US Patent 6 , 353 ,346, Oct. 2000 . Chan, Wai Cheong, \"Apparatus and method for a programmable adaptive output driver,\" US Patent 6,353,346, Oct. 2000.","journal-title":"US Patent"},{"issue":"2","key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/JSSC.1975.1050569","article-title":"An optimized output stage for MOS integrated circuits","volume":"10","author":"Lin H. C.","year":"1975","unstructured":"H. C. Lin and L. W. Linholm , \" An optimized output stage for MOS integrated circuits ,\" IEEE J. Solid-State Circuits , vol. SC-10 , no. 2 , pp. 106 -- 109 , Apr. 1975 . H. C. Lin and L. W. Linholm, \"An optimized output stage for MOS integrated circuits,\" IEEE J. Solid-State Circuits, vol. SC-10, no. 2, pp. 106--109, Apr. 1975.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.936703"},{"key":"e_1_3_2_1_5_1","first-page":"307","article-title":"Programmable Impedance control output circuit and programmable impedance control method thereof in semiconductor device","volume":"6","author":"Lee Kwang-Jin","year":"2001","unstructured":"Kwang-Jin Lee , \" Programmable Impedance control output circuit and programmable impedance control method thereof in semiconductor device ,\" US Patent 6 , 307 ,424, Oct. 2001 . Kwang-Jin Lee, \"Programmable Impedance control output circuit and programmable impedance control method thereof in semiconductor device,\" US Patent 6,307,424, Oct. 2001.","journal-title":"US Patent"},{"key":"e_1_3_2_1_6_1","volume-title":"et. al. \"Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits","author":"Roy K.","year":"2003","unstructured":"K. Roy . et. al. \"Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits \", Proceeding of IEEE , Feb , 2003 . K. Roy. et. al. \"Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits\", Proceeding of IEEE, Feb, 2003."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of IEEE SoC Conference","author":"On-Chip Power Mikhail Popovich","year":"2005","unstructured":"Mikhail Popovich et.al. \" On-Chip Power Noise Reduction Techniques in High Performance SoC- Based Integrated Circuits ,\" Proceedings of IEEE SoC Conference , Sep,. 2005 . Mikhail Popovich et.al. \"On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits,\" Proceedings of IEEE SoC Conference, Sep,. 2005."}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228897","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:47Z","timestamp":1750258067000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228897"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":7,"alternative-id":["10.1145\/1228784.1228897","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228897","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}