{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:25Z","timestamp":1750307905403,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,14]],"date-time":"2007-03-14T00:00:00Z","timestamp":1173830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,14]]},"DOI":"10.1145\/1229428.1229474","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"205-214","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Speculative thread decomposition through empirical optimization"],"prefix":"10.1145","author":[{"given":"Troy A.","family":"Johnson","sequence":"first","affiliation":[{"name":"Purdue University, West Lafayette, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rudolf","family":"Eigenmann","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. N.","family":"Vijaykumar","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,14]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192750"},{"key":"e_1_3_2_1_3_1","first-page":"312","volume-title":"Proceedings of the International Conference on Parallel Processing","author":"Byler M.","year":"1987","unstructured":"M. Byler Multiple Version Loops . In Proceedings of the International Conference on Parallel Processing , pages 312 -- 318 , August 1987 .]] M. Byler et al. Multiple Version Loops. In Proceedings of the International Conference on Parallel Processing, pages 312--318, August 1987.]]"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"issue":"10","key":"e_1_3_2_1_5_1","first-page":"908","volume":"6","author":"Codrescu L.","year":"2000","unstructured":"L. Codrescu and D. S. Wills . On Dynamic Speculative Thread Partitioning and the MEM-Slicing Algorithm. Journal of Universal Computer Science , 6 ( 10 ): 908 -- 914 , 2000 .]] L. Codrescu and D. S. Wills. On Dynamic Speculative Thread Partitioning and the MEM-Slicing Algorithm. Journal of Universal Computer Science, 6(10):908--914, 2000.]]","journal-title":"Journal of Universal Computer Science"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/0096-0551(93)90005-L"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258923"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996852"},{"key":"e_1_3_2_1_9_1","volume-title":"AT&T Bell Laboratories","author":"Feldman S. I.","year":"1995","unstructured":"S. I. Feldman , D. M. Gay , M. W. Maimone , and N. L. Schryer . A Fortran to C Converter. Technical report , AT&T Bell Laboratories , March 1995 .]] S. I. Feldman, D. M. Gay, M. W. Maimone, and N. L. Schryer. A Fortran to C Converter. Technical report, AT&T Bell Laboratories, March 1995.]]"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.509907"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822797"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/210184.210189"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822729"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/829516.830661"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proceedings of the Workshop on Languages and Compilers for Parallel Computing","author":"Johnson T. A.","year":"2004","unstructured":"T. A. Johnson Experiences in Using Cetus for Source-to-Source Transformations . In Proceedings of the Workshop on Languages and Compilers for Parallel Computing , pages 1 -- 14 , September 2004 .]] T. A. Johnson et al. Experiences in Using Cetus for Source-to-Source Transformations. In Proceedings of the Workshop on Languages and Compilers for Parallel Computing, pages 1--14, September 2004.]]"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379547"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/646348.690387"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305155"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.47"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207148"},{"key":"e_1_3_2_1_28_1","volume-title":"Trace Processors. In Proceedings of the 30th International Symposium on Microarchitecture","author":"Rotenberg E.","year":"1997","unstructured":"E. Rotenberg Trace Processors. In Proceedings of the 30th International Symposium on Microarchitecture , December 1997 .]] E. Rotenberg et al. Trace Processors. In Proceedings of the 30th International Symposium on Microarchitecture, December 1997.]]"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319863"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_33_1","first-page":"35","volume-title":"Proc. of the International Conference on Parallel Architecture and Compiler Techniques","author":"Tsai J.-Y.","year":"1996","unstructured":"J.-Y. Tsai and P.-C. Yew . The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation . In Proc. of the International Conference on Parallel Architecture and Compiler Techniques , pages 35 -- 46 , October 1996 .]] J.-Y. Tsai and P.-C. Yew. The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation. In Proc. of the International Conference on Parallel Architecture and Compiler Techniques, pages 35--46, October 1996.]]"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822711"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290963"},{"key":"e_1_3_2_1_36_1","first-page":"88","volume-title":"REigenmann. Reducing Parallel Overheads Through Dynamic Serialization. In Proceedings of the International Parallel Processing Symposium","author":"Voss M. J.","year":"1999","unstructured":"M. J. Voss and REigenmann. Reducing Parallel Overheads Through Dynamic Serialization. In Proceedings of the International Parallel Processing Symposium , pages 88 -- 92 , 1999 .]] M. J. Voss and REigenmann. Reducing Parallel Overheads Through Dynamic Serialization. In Proceedings of the International Parallel Processing Symposium, pages 88--92, 1999.]]"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379583"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822731"}],"event":{"name":"PPoPP07: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"],"location":"San Jose California USA","acronym":"PPoPP07"},"container-title":["Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1229428.1229474","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1229428.1229474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:41Z","timestamp":1750258061000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1229428.1229474"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,14]]},"references-count":37,"alternative-id":["10.1145\/1229428.1229474","10.1145\/1229428"],"URL":"https:\/\/doi.org\/10.1145\/1229428.1229474","relation":{},"subject":[],"published":{"date-parts":[[2007,3,14]]},"assertion":[{"value":"2007-03-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}