{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:16Z","timestamp":1750307896956,"version":"3.41.0"},"reference-count":16,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2007,4,1]],"date-time":"2007-04-01T00:00:00Z","timestamp":1175385600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2007,4]]},"abstract":"<jats:p>Recent advances in process technology have led to a rapid increase in the density of integrated circuits (ICs). Increased density and the need to test for new types of defects in nanometer technologies have resulted in a tremendous increase in test application time (TAT). This article presents a test synthesis method to reduce test application time for testing the datapath of a design. The test application time is reduced by applying a test-time-aware resource sharing algorithm on a scheduled control data flow graph (CDFG) of a design.<\/jats:p>","DOI":"10.1145\/1230800.1230808","type":"journal-article","created":{"date-parts":[[2007,6,6]],"date-time":"2007-06-06T14:37:11Z","timestamp":1181140631000},"page":"16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Low test application time resource binding for behavioral synthesis"],"prefix":"10.1145","volume":"12","author":[{"given":"Mohammad","family":"Hosseinabady","sequence":"first","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pejman","family":"Lotfi-Kamran","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,4]]},"reference":[{"volume-title":"Proceedings of the European Design and Test Conference (Feb. 28--Mar. 3). 272--276","author":"Bhatia S.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (Nov.). 400--403","author":"Chickermane V.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.658568"},{"volume-title":"IEE Proc. Comput. Digital Technol.","author":"Hosseinabady M.","key":"e_1_2_1_4_1"},{"volume-title":"Proceedings of the 12th Asian Test Symposium (ATS) (Nov). 294--299","author":"Inoue M.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","unstructured":"Kin H. B. 1999. High-Level synthesis and implementation of built-in self-testable data path intensive circuit. Ph.D. dissertation Department of Electrical and Computer Engineering Virginia Polytechnic Institute and State University Blacksburg Virginia.  Kin H. B. 1999. High-Level synthesis and implementation of built-in self-testable data path intensive circuit. Ph.D. dissertation Department of Electrical and Computer Engineering Virginia Polytechnic Institute and State University Blacksburg Virginia."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD) (Nov.). 596--599","author":"Kirovski D.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.806800"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296466"},{"volume-title":"Tech. Rep. 12_93, Department of Electrical Engineering, Virginia Tech.","year":"1993","author":"Lee H.","key":"e_1_2_1_10_1"},{"volume-title":"Proceedings of the 19th VLSI Test Symposium (VTS) (Apr. 29--May 3). 246--251","author":"Makris Y.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013723905896"},{"volume-title":"Proceedings of the European Design Automation Conference (Feb.). 214--218","author":"Niermann T. M.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","unstructured":"Potkonjak M. Dey S. and Wong J. L. 2004. Optimizing designs using the addition of deflection operations. http:\/\/trix.cs.ucla.edu\/jenni\/papers\/HotPot_TR.pdf.  Potkonjak M. Dey S. and Wong J. L. 2004. Optimizing designs using the addition of deflection operations. http:\/\/trix.cs.ucla.edu\/jenni\/papers\/HotPot_TR.pdf."},{"volume-title":"Proceedings of the International Test Conference (Oct.). 331--340","author":"Ravi S.","key":"e_1_2_1_15_1"},{"volume-title":"Proceedings of the 13th International Conference on VLSI Design (Jan.). 300--305","author":"Wada H.","key":"e_1_2_1_16_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1230800.1230808","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1230800.1230808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:28Z","timestamp":1750258048000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1230800.1230808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,4]]}},"alternative-id":["10.1145\/1230800.1230808"],"URL":"https:\/\/doi.org\/10.1145\/1230800.1230808","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2007,4]]},"assertion":[{"value":"2007-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}