{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:47Z","timestamp":1750308887164,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,17]],"date-time":"2007-03-17T00:00:00Z","timestamp":1174089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,17]]},"DOI":"10.1145\/1231956.1231959","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"9-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Stochastic interconnect layout sensitivity model"],"prefix":"10.1145","author":[{"given":"Payman","family":"Zarkesh-Ha","sequence":"first","affiliation":[{"name":"University of New Mexico, Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Doniger","sequence":"additional","affiliation":[{"name":"Abbott Diabetes Care, Alameda, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Jan. 9","author":"Lee F.","year":"2006","unstructured":"F. Lee , A. Ikeuchi , Y. Tsukiboshi , and T. Ban , \" Critical Area Optimizations Improve IC Yields\", on line EE Times , Jan. 9 , 2006 . F. Lee, A. Ikeuchi, Y. Tsukiboshi, and T. Ban, \"Critical Area Optimizations Improve IC Yields\", on line EE Times, Jan. 9, 2006."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368821"},{"key":"e_1_3_2_1_3_1","first-page":"26","volume-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","author":"de Vries D. K.","year":"2003","unstructured":"D. K. de Vries and P. L. C. Simon , \"Calibration of Open Interconnect Yield Models,\" IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , Nov. 2003 , pp. 26 -- 33 . D. K. de Vries and P. L. C. Simon, \"Calibration of Open Interconnect Yield Models,\" IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 2003, pp. 26--33."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1002\/0471728527","volume-title":"How It Works, How It Fails,\" IEEE Press","author":"Segura J.","year":"2004","unstructured":"J. Segura and C. Hawkins , \" CMOS Electronics , How It Works, How It Fails,\" IEEE Press , Wiley Interscience , Chapter 8, 2004 , pp. 223 -- 240 . J. Segura and C. Hawkins, \"CMOS Electronics, How It Works, How It Fails,\" IEEE Press, Wiley Interscience, Chapter 8, 2004, pp. 223--240."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.15"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"e_1_3_2_1_7_1","first-page":"191","author":"Segal J.","year":"2000","unstructured":"J. Segal , S. Parker , S. Bakarian , and J. Pak , \"Critical Area Based Modeling on an Advanced Microprocessor Design,\" International Symposium on Semiconductor Manufacturing , May 2000 , pp. 191 -- 194 . J. Segal, S. Parker, S. Bakarian, and J. Pak, \"Critical Area Based Modeling on an Advanced Microprocessor Design,\" International Symposium on Semiconductor Manufacturing, May 2000, pp. 191--194.","journal-title":"\"Critical Area Based Modeling on an Advanced Microprocessor Design,\" International Symposium on Semiconductor Manufacturing"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368826"},{"key":"e_1_3_2_1_9_1","volume-title":"Dec. 29","author":"Segal J.","year":"2005","unstructured":"J. Segal , L. Milor , and Y. Peng , \" Reducing Baseline Defect Density Through Modeling Random Defect-Limited Yield,\" Micromagazine.com , Dec. 29 , 2005 . J. Segal, L. Milor, and Y. Peng, \"Reducing Baseline Defect Density Through Modeling Random Defect-Limited Yield,\" Micromagazine.com, Dec. 29, 2005."},{"key":"e_1_3_2_1_10_1","first-page":"27","author":"Heineken H.","year":"1996","unstructured":"H. Heineken , J. Khare , and W. Maly , \"Yield Loss Forecasting in the Early Phase of the VLSI Design Process,\" IEEE Custom Integrated Circuits Conference , Sept. 1996 , pp. 27 -- 30 . H. Heineken, J. Khare, and W. Maly, \"Yield Loss Forecasting in the Early Phase of the VLSI Design Process,\" IEEE Custom Integrated Circuits Conference, Sept. 1996, pp. 27--30.","journal-title":"\"Yield Loss Forecasting in the Early Phase of the VLSI Design Process,\" IEEE Custom Integrated Circuits Conference"}],"event":{"name":"SLIP07: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Austin Texas USA","acronym":"SLIP07"},"container-title":["Proceedings of the 2007 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231959","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1231956.1231959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:34Z","timestamp":1750281934000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231959"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,17]]},"references-count":10,"alternative-id":["10.1145\/1231956.1231959","10.1145\/1231956"],"URL":"https:\/\/doi.org\/10.1145\/1231956.1231959","relation":{},"subject":[],"published":{"date-parts":[[2007,3,17]]},"assertion":[{"value":"2007-03-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}