{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:13:49Z","timestamp":1774628029921,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":80,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,17]],"date-time":"2007-03-17T00:00:00Z","timestamp":1174089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,17]]},"DOI":"10.1145\/1231956.1231961","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"15-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Tutorial on congestion prediction"],"prefix":"10.1145","author":[{"given":"Taraneh","family":"Taghavi","sequence":"first","affiliation":[{"name":"UCLA, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Foad","family":"Dabiri","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ani","family":"Nahapetian","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Majid","family":"Sarrafzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.154"},{"key":"e_1_3_2_1_2_1","article-title":"Hierarchical wirelength estimation for large-scale circuits in the presence of IP blocks, under review for","author":"Taghavi T.","unstructured":"Taghavi T. , Amelifard B. , and Sarrafzadeh M ., Hierarchical wirelength estimation for large-scale circuits in the presence of IP blocks, under review for IEEE Transaction on Very Large-Scale Integration System, available at http:\/\/er.cs.ucla.edu\/~taghavi\/tech_report_0806.pdf]] Taghavi T., Amelifard B., and Sarrafzadeh M., Hierarchical wirelength estimation for large-scale circuits in the presence of IP blocks, under review for IEEE Transaction on Very Large-Scale Integration System, available at http:\/\/er.cs.ucla.edu\/~taghavi\/tech_report_0806.pdf]]","journal-title":"IEEE Transaction on Very Large-Scale Integration System, available at http:\/\/er.cs.ucla.edu\/~taghavi\/tech_report_0806.pdf]]"},{"key":"e_1_3_2_1_3_1","volume-title":"To appear in ISPD Placement Contest Book","author":"Taghavi T.","year":"2007","unstructured":"Taghavi T. , Yang X. , Choi B.K. , Wang M. , and Sarrafzadeh M. , Dragon: Congestion Minimization in Modern Placement Circuits , To appear in ISPD Placement Contest Book , Springer , Anticipated Publication Date: 2007 .]] Taghavi T., Yang X., Choi B.K., Wang M., and Sarrafzadeh M., Dragon: Congestion Minimization in Modern Placement Circuits, To appear in ISPD Placement Contest Book, Springer, Anticipated Publication Date: 2007.]]"},{"key":"e_1_3_2_1_4_1","article-title":"Concurrent Congestion and Wirelength Estimation in the Presence of IP Blocks, under review for","author":"Taghavi T.","year":"2007","unstructured":"Taghavi T. and Sarrafzadeh M ., Concurrent Congestion and Wirelength Estimation in the Presence of IP Blocks, under review for IEEE Transactions on Computer Aided Design , 2007 .]] Taghavi T. and Sarrafzadeh M., Concurrent Congestion and Wirelength Estimation in the Presence of IP Blocks, under review for IEEE Transactions on Computer Aided Design, 2007.]]","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505400"},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE Electronic Design Process Workshop","author":"Taghavi T.","year":"2006","unstructured":"Taghavi T. and Sarrafzadeh M ., Blockage Oriented Placement , IEEE Electronic Design Process Workshop , 2006 .]] Taghavi T. and Sarrafzadeh M., Blockage Oriented Placement, IEEE Electronic Design Process Workshop, 2006.]]"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123054"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055191"},{"key":"e_1_3_2_1_9_1","first-page":"26","article-title":"Placement and average interconnection lengths of computer logic","author":"Donath W. E.","year":"1979","unstructured":"Donath W. E. , Placement and average interconnection lengths of computer logic , IEEE Transactions on Circuits and System , vol. C AS- 26 , pp. 272--277, Apr. 1979 .]] Donath W. E., Placement and average interconnection lengths of computer logic, IEEE Transactions on Circuits and System, vol. CAS-26, pp. 272--277, Apr. 1979.]]","journal-title":"IEEE Transactions on Circuits and System"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370524"},{"key":"e_1_3_2_1_11_1","first-page":"100","article-title":"Congestion estimation during top-down placement","author":"Yang X.","year":"1999","unstructured":"Yang X. , Kastner R. , and Sarrafzadeh M ., Congestion estimation during top-down placement , IEEE Transactions on Automatic Control , pp. 100 -- 108 , 1999 .]] Yang X., Kastner R., and Sarrafzadeh M., Congestion estimation during top-down placement, IEEE Transactions on Automatic Control, pp. 100--108, 1999.]]","journal-title":"IEEE Transactions on Automatic Control"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123023"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165652"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077628"},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"S, Estimating routing congestion using probabilistic analysis","volume":"21","author":"Lou J.","year":"2002","unstructured":"Lou J. , Thakur S. , Krishnamoorthy S. , and Sheng H . S, Estimating routing congestion using probabilistic analysis , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 21 . No. 1 , pp. 32--41, Jan. 2002 .]] Lou J., Thakur S., Krishnamoorthy S., and Sheng H. S, Estimating routing congestion using probabilistic analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21. No. 1, pp. 32--41, Jan. 2002.]]","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332391"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368658"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"Accurate interconnection length estimations for predictions early in the design cycle","author":"Stroobandt D.","year":"1999","unstructured":"Stroobandt D. and Campenhout J. V ., Accurate interconnection length estimations for predictions early in the design cycle , IEEE Transactions on Very Large Scale Integration Systems, Special Issue on Physical Design in Deep Submicron , pp. 1 -- 20 , 1999 .]] Stroobandt D. and Campenhout J. V., Accurate interconnection length estimations for predictions early in the design cycle, IEEE Transactions on Very Large Scale Integration Systems, Special Issue on Physical Design in Deep Submicron, pp. 1--20, 1999.]]","journal-title":"IEEE Transactions on Very Large Scale Integration Systems, Special Issue on Physical Design in Deep Submicron"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.661219"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.994997"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639942"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981110"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300044"},{"key":"e_1_3_2_1_25_1","unstructured":"http:\/\/www.sigda.org\/ispd2005\/contest.htm]]  http:\/\/www.sigda.org\/ispd2005\/contest.htm]]"},{"key":"e_1_3_2_1_26_1","unstructured":"http:\/\/er.cs.ucla.edu\/Dragon]]  http:\/\/er.cs.ucla.edu\/Dragon]]"},{"key":"e_1_3_2_1_27_1","unstructured":"http:\/\/www.wolfram.com]]  http:\/\/www.wolfram.com]]"},{"key":"e_1_3_2_1_28_1","unstructured":"http:\/\/vlsicad.eecs.umich.edu\/BK\/ISPD02bench]]  http:\/\/vlsicad.eecs.umich.edu\/BK\/ISPD02bench]]"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.238423"},{"key":"e_1_3_2_1_30_1","first-page":"594","volume-title":"Proc. Design Automation Conference","author":"Robert B","year":"1982","unstructured":"Robert Sr . and Hitchcock B ., Timing verification and the timing analysis program , in Proc. Design Automation Conference , pp. 594 -- 604 . 1982 .]] Robert Sr. and Hitchcock B., Timing verification and the timing analysis program, in Proc. Design Automation Conference, pp. 594--604. 1982.]]"},{"key":"e_1_3_2_1_31_1","volume-title":"Circuits, interconnections, and packaging for VLSI","author":"Bakoglu H. B.","year":"1990","unstructured":"Bakoglu H. B. , Circuits, interconnections, and packaging for VLSI , Reading, MA : Addison-Wesley , 1990 .]] Bakoglu H. B., Circuits, interconnections, and packaging for VLSI, Reading, MA: Addison-Wesley, 1990.]]"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2351-2","volume-title":"Algorithms for VLSI physical design automation","author":"Sherwani N.","year":"1995","unstructured":"Sherwani N. , Algorithms for VLSI physical design automation , Norwell, MA : Kluwer Academic Publisher , 1995 .]] Sherwani N., Algorithms for VLSI physical design automation, Norwell, MA: Kluwer Academic Publisher, 1995.]]"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/31.101325"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/874066.875807"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/113938.110431"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.57685"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008919"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.185.0401"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273752"},{"key":"e_1_3_2_1_40_1","first-page":"307","volume-title":"Proc of SPIE Optoelectronics II","volume":"2153","author":"van March H.","year":"1994","unstructured":"van March H. and van Campenhout J., Modeling and evaluating optoelectronic architectures , in Proc of SPIE Optoelectronics II , vol. 2153 , pp. 307 - 314 , 1994 .]] van March H. and van Campenhout J., Modeling and evaluating optoelectronic architectures, in Proc of SPIE Optoelectronics II, vol. 2153, pp. 307-314, 1994.]]"},{"key":"e_1_3_2_1_41_1","first-page":"98","volume-title":"Proc. International Conference on Applied Informatics, IASTED-ACTA Press","author":"March H. V.","year":"1995","unstructured":"March H. V. , Stroobandt D. , and Campenhout J. V ., Interconnection length distributions in 3-dimentional anisotropic systems , in Proc. International Conference on Applied Informatics, IASTED-ACTA Press , pp. 98 -- 101 , 1995 .]] March H. V., Stroobandt D., and Campenhout J. V., Interconnection length distributions in 3-dimentional anisotropic systems, in Proc. International Conference on Applied Informatics, IASTED-ACTA Press, pp. 98--101, 1995.]]"},{"key":"e_1_3_2_1_42_1","volume-title":"IEICE Transaction on Information and Systems, Special Issue on Synthesis and Verification of Hardware Design","author":"Stroobandth D.","year":"1997","unstructured":"Stroobandth D. and Campenhout J. V. , Estimating interconnection lengths in three-dimentional computer systems , IEICE Transaction on Information and Systems, Special Issue on Synthesis and Verification of Hardware Design , vol. E80-D, pp. 1024-- 1031 , 1997 .]] Stroobandth D. and Campenhout J. V., Estimating interconnection lengths in three-dimentional computer systems, IEICE Transaction on Information and Systems, Special Issue on Synthesis and Verification of Hardware Design, vol. E80-D, pp. 1024--1031, 1997.]]"},{"key":"e_1_3_2_1_43_1","first-page":"22","article-title":"How big should a printed circuit board be?","author":"Sutherland I. E.","year":"1981","unstructured":"Sutherland I. E. and Oestreicher D ., How big should a printed circuit board be? , IEEE Transaction on Computers , vol. C - 22 , pp. 152--155, 1981 .]] Sutherland I. E. and Oestreicher D., How big should a printed circuit board be?, IEEE Transaction on Computers, vol. C-22, pp. 152--155, 1981.]]","journal-title":"IEEE Transaction on Computers"},{"key":"e_1_3_2_1_44_1","first-page":"390","volume-title":"Proc. IEEE International Conference on Computer Aided Design","author":"Pedram M.","year":"1991","unstructured":"Pedram M. and Preas B ., Interconnection length estimation for optimized standard cell layouts , in Proc. IEEE International Conference on Computer Aided Design , pp. 390 -- 393 , 1991 .]] Pedram M. and Preas B., Interconnection length estimation for optimized standard cell layouts, in Proc. IEEE International Conference on Computer Aided Design, pp. 390--393, 1991.]]"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0152"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/874066.875807"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.1985.6311992"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74478"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"key":"e_1_3_2_1_51_1","first-page":"175","volume-title":"Proc. Design Automation Conference","author":"Fiduccia C. M.","year":"1982","unstructured":"Fiduccia C. M. and Mattheyses R. M ., A linear-time heuristic for improving network partitions , in Proc. Design Automation Conference , pp. 175 - 181 , 1982 .]] Fiduccia C. M. and Mattheyses R. M., A linear-time heuristic for improving network partitions, in Proc. Design Automation Conference, pp. 175-181, 1982.]]"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_2_1_53_1","volume-title":"The physics of VLSI systems","author":"Keyes R.","year":"1987","unstructured":"Keyes R. , The physics of VLSI systems , Reading, MA : Addison-Wesley , 1987 .]] Keyes R., The physics of VLSI systems, Reading, MA: Addison-Wesley, 1987.]]"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3781-3","volume-title":"Modern placement techniques","author":"Sarrafzadeh M.","year":"2003","unstructured":"Sarrafzadeh M. , Wang M. , Yang X. , Modern placement techniques , Norwell, MA : Kluwer Academic Publishers , 2003 .]] Sarrafzadeh M., Wang M., Yang X., Modern placement techniques, Norwell, MA: Kluwer Academic Publishers, 2003.]]"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/318013.318083"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127707"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332391"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505400"},{"key":"e_1_3_2_1_59_1","first-page":"690","volume-title":"Proc. International Conference on Computer-Aided Design","author":"Cheng C. E., RISA","year":"1994","unstructured":"Cheng C. E., RISA : accurate and efficient placement routability modeling , in Proc. International Conference on Computer-Aided Design , pp. 690 -- 695 , 1994 .]] Cheng C. E., RISA: accurate and efficient placement routability modeling, in Proc. International Conference on Computer-Aided Design, pp. 690--695, 1994.]]"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277121"},{"key":"e_1_3_2_1_61_1","volume-title":"The Steiner tree problem. Annals of Discrete Mathematics","author":"Hwang F. K.","year":"1992","unstructured":"Hwang F. K. , Richards D. S. , and Winter P. , The Steiner tree problem. Annals of Discrete Mathematics , 1992 . Elsevier Science Publishers .]] Hwang F. K., Richards D. S., and Winter P., The Steiner tree problem. Annals of Discrete Mathematics, 1992. Elsevier Science Publishers.]]"},{"key":"e_1_3_2_1_62_1","first-page":"260","volume-title":"Proc. International Conference on Computer-Aided Design","author":"Wang M.","year":"2000","unstructured":"Wang M. , Yang X. , Sarrafzadeh M. , Dragon 200 0 : fast standard-cell placement for large circuits , in Proc. International Conference on Computer-Aided Design , pp. 260 -- 263 , 2000 .]] Wang M., Yang X., Sarrafzadeh M., Dragon2000: fast standard-cell placement for large circuits, in Proc. International Conference on Computer-Aided Design, pp. 260--263, 2000.]]"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369761"},{"key":"e_1_3_2_1_64_1","first-page":"50","volume-title":"Proc. International ASIC Conference","author":"Tsay R. S.","year":"1992","unstructured":"Tsay R. S. , Chang S. C. , and Thorvaldson J ., Early wireability checking and 2-D congestion-driven circuit placement , in Proc. International ASIC Conference , pp. 50 -- 53 , 1992 .]] Tsay R. S., Chang S. C., and Thorvaldson J., Early wireability checking and 2-D congestion-driven circuit placement, in Proc. International ASIC Conference, pp. 50--53, 1992.]]"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085064"},{"key":"e_1_3_2_1_66_1","first-page":"666","volume-title":"Proc. Asia and South Pacific Design Automation Conference","author":"Cheng L.","year":"2004","unstructured":"Cheng L. and Song X ., et al., A fast congestion estimator for routing with bounded detours , in Proc. Asia and South Pacific Design Automation Conference , pp. 666 -- 670 , 2004 .]] Cheng L. and Song X., et al., A fast congestion estimator for routing with bounded detours, in Proc. Asia and South Pacific Design Automation Conference, pp. 666--670, 2004.]]"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774598"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165015"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31546"},{"key":"e_1_3_2_1_70_1","volume-title":"Knapsack problems: algorithms and computer implementations","author":"Martello S.","year":"1990","unstructured":"Martello S. , and Toth P. , Knapsack problems: algorithms and computer implementations , Wiley-interscience series in discrete mathematics and optimization, 1990 .]] Martello S., and Toth P., Knapsack problems: algorithms and computer implementations, Wiley-interscience series in discrete mathematics and optimization, 1990.]]"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74444"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382657"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217531"},{"key":"e_1_3_2_1_74_1","first-page":"124","volume-title":"Proc. Design Automation Conference","author":"Burstein M.","year":"1985","unstructured":"Burstein M. and Youssef M. N ., Timing influenced layout design , in Proc. Design Automation Conference , pp. 124 -- 130 , 1985 .]] Burstein M. and Youssef M. N., Timing influenced layout design, in Proc. Design Automation Conference, pp. 124--130, 1985.]]"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.5555\/800033.800787"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.5555\/113938.119627"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.329264"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.663823"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640034"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382665"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00008-9"}],"event":{"name":"SLIP07: International Workshop on System Level Interconnect Prediction","location":"Austin Texas USA","acronym":"SLIP07","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2007 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231961","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1231956.1231961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:34Z","timestamp":1750281934000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231961"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,17]]},"references-count":80,"alternative-id":["10.1145\/1231956.1231961","10.1145\/1231956"],"URL":"https:\/\/doi.org\/10.1145\/1231956.1231961","relation":{},"subject":[],"published":{"date-parts":[[2007,3,17]]},"assertion":[{"value":"2007-03-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}