{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:47Z","timestamp":1750308887374,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,17]],"date-time":"2007-03-17T00:00:00Z","timestamp":1174089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,17]]},"DOI":"10.1145\/1231956.1231969","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"57-64","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Early wire characterization for predictable network-on-chip global interconnects"],"prefix":"10.1145","author":[{"given":"Ilhan","family":"Hatirnaz","sequence":"first","affiliation":[{"name":"LSM: EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephane","family":"Badel","sequence":"additional","affiliation":[{"name":"LSM: EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuria","family":"Pazos","sequence":"additional","affiliation":[{"name":"LSM: EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"LSM: EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivasan","family":"Murali","sequence":"additional","affiliation":[{"name":"CSL, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"LSM: EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De-Micheli","sequence":"additional","affiliation":[{"name":"LSM: EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640014"},{"key":"e_1_3_2_1_3_1","volume-title":"`Resistance is futile! building better wireload models,'' in Proc. of SNUG","author":"Golson S.","year":"1999","unstructured":"S. Golson , ` `Resistance is futile! building better wireload models,'' in Proc. of SNUG , 1999 . S. Golson, ``Resistance is futile! building better wireload models,'' in Proc. of SNUG, 1999."},{"key":"e_1_3_2_1_4_1","volume-title":"``An integrated placement and synthesis approach for timing closure of powerpctm microprocessors,'' in Proc. of ICCD","author":"Hojat S.","year":"1997","unstructured":"S. Hojat and P. Villarrubia , ``An integrated placement and synthesis approach for timing closure of powerpctm microprocessors,'' in Proc. of ICCD , 1997 . S. Hojat and P. Villarrubia, ``An integrated placement and synthesis approach for timing closure of powerpctm microprocessors,'' in Proc. of ICCD, 1997."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.974134"},{"key":"e_1_3_2_1_6_1","volume-title":"`Does Single-Pass Physical Synthesis Work for FPGAs?'' in Journal of FPGA and Structured ASIC","author":"Bali S.","year":"2004","unstructured":"S. Bali , ` `Does Single-Pass Physical Synthesis Work for FPGAs?'' in Journal of FPGA and Structured ASIC , 2004 . S. Bali, ``Does Single-Pass Physical Synthesis Work for FPGAs?'' in Journal of FPGA and Structured ASIC, 2004."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/298865.298866"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828127"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065727"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of DATE","author":"Hu J.","year":"2003","unstructured":"J. Hu , R. Marculescu , 'Exploiting the Routing Flexibility for Energy\/Performance Aware Mapping of Regular No C Architectures' , in Proc. of DATE , 2003 . J. Hu, R. Marculescu, 'Exploiting the Routing Flexibility for Energy\/Performance Aware Mapping of Regular NoC Architectures', in Proc. of DATE, 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120737"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129635"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of ASP-DAC","author":"Murali S.","year":"2006","unstructured":"S. Murali A Methodology for Mapping Multiple Use-Cases onto Networks on Chips \" , Proc. of ASP-DAC , 2006 . S. Murali et al., \"A Methodology for Mapping Multiple Use-Cases onto Networks on Chips \", Proc. of ASP-DAC, 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131520"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514051"},{"volume-title":"Proc. of MICRO","year":"2002","key":"e_1_3_2_1_20_1","unstructured":"H-S Wang et al., ``Orion: A Power-Performance Simulator for Interconnection Network '', in Proc. of MICRO , 2002 . H-S Wang et al., ``Orion: A Power-Performance Simulator for Interconnection Network'', in Proc. of MICRO, 2002."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969210"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. of PATMOS","author":"Palemoro G.","year":"2004","unstructured":"G. Palemoro and C. Silvano , ``PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures '', in Proc. of PATMOS , 2004 G. Palemoro and C. Silvano, ``PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures'', in Proc. of PATMOS, 2004"},{"key":"e_1_3_2_1_23_1","volume-title":"``Interconnect Design for Deep Submicron ICs,'' in Proc. of ICCAD","author":"Cong J.","year":"1997","unstructured":"J. Cong , , ``Interconnect Design for Deep Submicron ICs,'' in Proc. of ICCAD , 1997 . J. Cong, et al., ``Interconnect Design for Deep Submicron ICs,'' in Proc. of ICCAD, 1997."},{"key":"e_1_3_2_1_25_1","unstructured":"Cadence Cadence SoC Encounter www.cadence.com.  Cadence Cadence SoC Encounter www.cadence.com."},{"key":"e_1_3_2_1_26_1","unstructured":"Synopsys Synopsys PrimePower www.synopsys.com.  Synopsys Synopsys PrimePower www.synopsys.com."}],"event":{"name":"SLIP07: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Austin Texas USA","acronym":"SLIP07"},"container-title":["Proceedings of the 2007 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231969","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1231956.1231969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:34Z","timestamp":1750281934000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231969"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,17]]},"references-count":25,"alternative-id":["10.1145\/1231956.1231969","10.1145\/1231956"],"URL":"https:\/\/doi.org\/10.1145\/1231956.1231969","relation":{},"subject":[],"published":{"date-parts":[[2007,3,17]]},"assertion":[{"value":"2007-03-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}