{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:48Z","timestamp":1750308888209,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,17]],"date-time":"2007-03-17T00:00:00Z","timestamp":1174089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,17]]},"DOI":"10.1145\/1231956.1231976","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"95-102","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Fast dual-vdd buffering based on interconnect prediction and sampling"],"prefix":"10.1145","author":[{"given":"Yu","family":"Hu","sequence":"first","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"King Ho","family":"Tam","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom Tong","family":"Jing","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,17]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"L. P. P. P. van Ginneken \"Buffer placement in distributed RC-tree networks for minimal Elmore delay \" in ISCAS pp. 865--868 1990. L. P. P. P. van Ginneken \"Buffer placement in distributed RC-tree networks for minimal Elmore delay \" in ISCAS pp. 865--868 1990.","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"e_1_3_2_1_2_1","volume-title":"Nov.","author":"Lillis J.","year":"1995","unstructured":"J. Lillis , C. Cheng , and T. Lin , \" Optimal wire sizing and buffer insertion for low power and a generalized delay model,\" in ICCAD , Nov. 1995 . J. Lillis, C. Cheng, and T. Lin, \"Optimal wire sizing and buffer insertion for low power and a generalized delay model,\" in ICCAD, Nov. 1995."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1055137.1055155"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1065579.1065709"},{"key":"e_1_3_2_1_5_1","volume-title":"Nov.","author":"Okamoto T.","year":"1996","unstructured":"T. Okamoto and J. Cong , \" Buffered Steiner tree construction with wire sizing for interconnect layout optimization,\" in ICCAD , Nov. 1996 . T. Okamoto and J. Cong, \"Buffered Steiner tree construction with wire sizing for interconnect layout optimization,\" in ICCAD, Nov. 1996."},{"key":"e_1_3_2_1_6_1","volume-title":"Simultaneous routing and buffer insertion for high performance interconnect,\" in GLVLSI Symp","author":"Lillis J.","year":"1996","unstructured":"J. Lillis , C. Cheng , and T. Lin , \" Simultaneous routing and buffer insertion for high performance interconnect,\" in GLVLSI Symp ., 1996 . J. Lillis, C. Cheng, and T. Lin, \"Simultaneous routing and buffer insertion for high performance interconnect,\" in GLVLSI Symp., 1996."},{"key":"e_1_3_2_1_7_1","volume-title":"May","author":"Alpert C.","year":"2001","unstructured":"C. Alpert , G. Gandham , J. Hu , J. Neves , S. Quay , and S. Sapatnekar , \" Steiner tree optimization for buffers, blockages and bays,\" in ISCAS , May 2001 . C. Alpert, G. Gandham, J. Hu, J. Neves, S. Quay, and S. Sapatnekar, \"Steiner tree optimization for buffers, blockages and bays,\" in ISCAS, May 2001."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/TCAD.2003.809647"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/337292.337502"},{"key":"e_1_3_2_1_10_1","volume-title":"Jan","author":"Chen W.","year":"2002","unstructured":"W. Chen , M. Pedram , and P. Buch , \" Buffered routing tree construction under buffer placement blockages,\" in ASP-DAC , Jan 2002 . W. Chen, M. Pedram, and P. Buch, \"Buffered routing tree construction under buffer placement blockages,\" in ASP-DAC, Jan 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/TCAD.2005.844107"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/775832.775980"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1120725.1120733"},{"key":"e_1_3_2_1_14_1","volume-title":"Circuits, Interconnections, and Packaging in VLSI","author":"Bakoglou H. B.","year":"1990","unstructured":"H. B. Bakoglou , Circuits, Interconnections, and Packaging in VLSI . Reading, MA : Addison-Wesley , 1990 . H. B. Bakoglou, Circuits, Interconnections, and Packaging in VLSI. Reading, MA: Addison-Wesley, 1990."},{"key":"e_1_3_2_1_15_1","volume-title":"Geosteiner,\" in http:\/\/www.diku.dk\/geosteiner","author":"Warme D.","year":"2003","unstructured":"D. Warme , P. Winter , and M. Zachariasen , \" Geosteiner,\" in http:\/\/www.diku.dk\/geosteiner , 2003 . D. Warme, P. Winter, and M. Zachariasen, \"Geosteiner,\" in http:\/\/www.diku.dk\/geosteiner, 2003."},{"key":"e_1_3_2_1_16_1","volume-title":"Jan","author":"Shi W.","year":"2005","unstructured":"W. Shi , Z. Li , and C. Alpert , \" Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost,\" in ASP-DAC , Jan 2005 . W. Shi, Z. Li, and C. Alpert, \"Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost,\" in ASP-DAC, Jan 2005."},{"issue":"11","key":"e_1_3_2_1_17_1","first-page":"2001","article-title":"A power-optimal repeater insertion methodology for global interconnects in nanometer designs","volume":"49","author":"Banerjee K.","year":"2002","unstructured":"K. Banerjee and A. Mehrotra , \" A power-optimal repeater insertion methodology for global interconnects in nanometer designs ,\" TCAD , vol. 49 , no. 11 , pp. 2001 -- 2007 , 2002 . K. Banerjee and A. Mehrotra, \"A power-optimal repeater insertion methodology for global interconnects in nanometer designs,\" TCAD, vol. 49, no. 11, pp. 2001--2007, 2002.","journal-title":"TCAD"},{"unstructured":"Semiconductor Industry Association ITRS 2003. Semiconductor Industry Association ITRS 2003.","key":"e_1_3_2_1_18_1"},{"issue":"1","key":"e_1_3_2_1_19_1","first-page":"3","article-title":"Buffered steiner trees for difficult instances","volume":"21","author":"C. J. A.","year":"2002","unstructured":"C. J. A. et al , \" Buffered steiner trees for difficult instances ,\" TCAD , vol. 21 , no. 1 , pp. 3 -- 14 , 2002 . C. J. A. et al, \"Buffered steiner trees for difficult instances,\" TCAD, vol. 21, no. 1, pp. 3--14, 2002.","journal-title":"TCAD"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"SLIP07","name":"SLIP07: International Workshop on System Level Interconnect Prediction","location":"Austin Texas USA"},"container-title":["Proceedings of the 2007 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231976","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1231956.1231976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:35Z","timestamp":1750281935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231956.1231976"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,17]]},"references-count":19,"alternative-id":["10.1145\/1231956.1231976","10.1145\/1231956"],"URL":"https:\/\/doi.org\/10.1145\/1231956.1231976","relation":{},"subject":[],"published":{"date-parts":[[2007,3,17]]},"assertion":[{"value":"2007-03-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}