{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:14Z","timestamp":1759147574191,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,18]],"date-time":"2007-03-18T00:00:00Z","timestamp":1174176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,18]]},"DOI":"10.1145\/1231996.1232002","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"11-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation"],"prefix":"10.1145","author":[{"given":"Vishal","family":"Khandelwal","sequence":"first","affiliation":[{"name":"University of Maryland College Park, College Park, MD"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Maryland College Park, College Park, MD"}]}],"member":"320","published-online":{"date-parts":[[2007,3,18]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1065579.1065663"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/1146909.1147152"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/1129601.1129747"},{"key":"e_1_3_2_1_4_1","volume-title":"Digest of technical papers of the 2003 symposium on VLSI circuits","author":"Takahashi E.","year":"2003","unstructured":"E. Takahashi , Y. Kasai , M. Murakawa , and T. Higuchi . A post-silicon clock timing adjustment using genetic algorithms . In Digest of technical papers of the 2003 symposium on VLSI circuits , 2003 . E. Takahashi, Y. Kasai, M. Murakawa, and T. Higuchi. A post-silicon clock timing adjustment using genetic algorithms. In Digest of technical papers of the 2003 symposium on VLSI circuits, 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"Department of EECS. UC Berkeley","author":"Sentovich E.M.","year":"1992","unstructured":"E.M. Sentovich , K.J. Singh , L. Lavagno , C. Moon , R. Murgai , A. Saldanha , H. Savoj , P.R. Stephan , R.K. Brayton , A.L. Sangiovanni-Vincentelli . SIS : A System for Sequential Circuit Synthesis. Memorandum No. UCB\/ERL M92\/41 , Department of EECS. UC Berkeley , May 1992 . E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A.L. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Memorandum No. UCB\/ERL M92\/41, Department of EECS. UC Berkeley, May 1992."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/ICCAD.2003.129"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1065579.1065604"},{"unstructured":"http:\/\/www.mosek.com.  http:\/\/www.mosek.com.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","first-page":"326","volume-title":"ICCAD","author":"Fishburn J.","year":"1985","unstructured":"J. Fishburn and A. Dunlop . TILOS: A Posynomial Programming Approach to Transistor Sizing . In ICCAD , pages 326 -- 328 , 1985 . J. Fishburn and A. Dunlop. TILOS: A Posynomial Programming Approach to Transistor Sizing. In ICCAD, pages 326--328, 1985."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1065579.1065662"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/ICCAD.2004.1382649"},{"key":"e_1_3_2_1_12_1","volume-title":"Procs. of ICCAD","author":"Tsai Jeng-Liang","year":"2005","unstructured":"Jeng-Liang Tsai , Lizheng Zhang and Charlie Chung-Ping Chen . Statistical Timing Analysis Driven Post-Silicon-Tunable Clock-Tree Synthesis . In Procs. of ICCAD , 2005 . Jeng-Liang Tsai, Lizheng Zhang and Charlie Chung-Ping Chen. Statistical Timing Analysis Driven Post-Silicon-Tunable Clock-Tree Synthesis. In Procs. of ICCAD, 2005."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1065579.1065661"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.5555\/1129601.1129746"},{"key":"e_1_3_2_1_15_1","volume-title":"Digest of technical papers of the 2005 international solid-state circuits conference","author":"Mahoney Patrick","year":"2005","unstructured":"Patrick Mahoney , Eric Fetzer , Bruce Doyle , and Sam Naffziger . Clock distribution on a dual-core multi-threaded Itanium-family processor . In Digest of technical papers of the 2005 international solid-state circuits conference , 2005 . Patrick Mahoney, Eric Fetzer, Bruce Doyle, and Sam Naffziger. Clock distribution on a dual-core multi-threaded Itanium-family processor. In Digest of technical papers of the 2005 international solid-state circuits conference, 2005."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1137\/1016053"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1065579.1065719"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511804441","volume-title":"Convex Optimization","author":"Boyd S.","year":"2004","unstructured":"S. Boyd and L. Vandenberghe . Convex Optimization . Cambridge 2004 . S. Boyd and L. Vandenberghe. Convex Optimization. Cambridge 2004."},{"key":"e_1_3_2_1_20_1","article-title":"An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization. In","author":"Sapatnekar S.","year":"1993","unstructured":"S. Sapatnekar , V. B. Rao , P.M. Vaidya , and S. M. Kang . An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization. In IEEE Transactions on CAD, pages 1621--1634 , Nov. 1993 . S. Sapatnekar, V. B. Rao, P.M. Vaidya, and S. M. Kang. An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization. In IEEE Transactions on CAD, pages 1621--1634, Nov. 1993.","journal-title":"IEEE Transactions on CAD, pages 1621--1634"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/4.881198"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/1065579.1065607"},{"key":"e_1_3_2_1_23_1","first-page":"201","volume-title":"Proc. of CICC","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu . New paradigm of predictive MOSFET and interconnect modeling for early circuit design . In Proc. of CICC , pages 201 -- 204 , 2000 . Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proc. of CICC, pages 201--204, 2000."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/1065579.1065605"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"ISPD07","name":"ISPD07: International Symposium on Physical Design","location":"Austin Texas USA"},"container-title":["Proceedings of the 2007 international symposium on Physical design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231996.1232002","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1231996.1232002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:35Z","timestamp":1750281935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1231996.1232002"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,18]]},"references-count":24,"alternative-id":["10.1145\/1231996.1232002","10.1145\/1231996"],"URL":"https:\/\/doi.org\/10.1145\/1231996.1232002","relation":{},"subject":[],"published":{"date-parts":[[2007,3,18]]},"assertion":[{"value":"2007-03-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}