{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T21:25:26Z","timestamp":1769635526593,"version":"3.49.0"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2007,5]]},"abstract":"<jats:p>Embedded systems are often constrained in terms of both code size and execution time, because of a limited amount of available memory and real-time nature of applications. A dual instruction set processor, which supports a reduced instruction set (16 bits\/instruction), in addition to a full instruction set (32 bits\/instruction), allows an opportunity for a tradeoff between these two design criteria. Specifically, while the reduced instruction set can be used to reduce code size by providing smaller instructions, a program compiled into the reduced instruction set typically runs slower than the same program compiled into the full instruction set. Motivated by this observation, we propose a code generation technique that exploits this tradeoff relationship by selectively using the two instruction sets for different sections in the program. The proposed technique, called selective code transformation, not only provides a mechanism to enable a flexible tradeoff between a program's code size and its execution time, but also facilitates program optimization toward enhancing its worst case performance. The results from our experiments show that our proposed technique can be effectively used to fine-tune an application program on a spectrum of code size and execution performance, which, in turn, enables a system-wide optimization on memory space and execution speed involving multiple applications.<\/jats:p>","DOI":"10.1145\/1234675.1234677","type":"journal-article","created":{"date-parts":[[2007,6,6]],"date-time":"2007-06-06T14:37:11Z","timestamp":1181140631000},"page":"10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Selective code transformation for dual instruction set processors"],"prefix":"10.1145","volume":"6","author":[{"given":"Sheayun","family":"Lee","sequence":"first","affiliation":[{"name":"Samsung Electronics, Hwasung City, Gyeonggi-Do, Korea"}]},{"given":"Jaejin","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}]},{"given":"Chang Yun","family":"Park","sequence":"additional","affiliation":[{"name":"Chungang University, Seoul, Korea"}]},{"given":"Sang Lyul","family":"Min","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}]}],"member":"320","published-online":{"date-parts":[[2007,5]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Advanced RISC Machines Ltd. 1995. ARM7TDMI Data Sheet. Advanced RISC Machines Ltd.  Advanced RISC Machines Ltd. 1995. ARM7TDMI Data Sheet. Advanced RISC Machines Ltd."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1177220"},{"key":"e_1_2_1_3_1","unstructured":"ARC Cores (http:\/\/www.arc.com). The ARCtangent-A5 Processor.  ARC Cores (http:\/\/www.arc.com). The ARCtangent-A5 Processor."},{"key":"e_1_2_1_4_1","unstructured":"ARM Limited. ARM Developer Suite Developer Guide.  ARM Limited. ARM Developer Suite Developer Guide."},{"key":"e_1_2_1_5_1","unstructured":"ARM Linux Project. http:\/\/www.arm.linux.org.uk.  ARM Linux Project. http:\/\/www.arm.linux.org.uk."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the 29th Annual IEEE\/ACM Symposium on Microarchitecture","author":"Ball T."},{"key":"e_1_2_1_7_1","volume-title":"Tech. Rep. CS-94-42, Department of Computer Science","author":"Benitez M. E.","year":"1994"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1780.1783"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(91)90002-W"},{"key":"e_1_2_1_10_1","unstructured":"Furber S. 1996. ARM System Architecture. Addison-Wesley. ISBN 0-201-40352-8.   Furber S. 1996. ARM System Architecture. Addison-Wesley. ISBN 0-201-40352-8."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of COMPCON.","author":"Goudge L."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE)","author":"Halambi A."},{"key":"e_1_2_1_14_1","unstructured":"Kirner R. 2003. Extending optimising compilation to support worst-case execution time analysis. Ph.D. thesis Vienna University of Technology.  Kirner R. 2003. Extending optimising compilation to support worst-case execution time analysis. Ph.D. thesis Vienna University of Technology."},{"key":"e_1_2_1_15_1","unstructured":"Kissel K. 1997. MIPS16: High-density MIPS for the embedded market. Tech. rep. Silicon Graphics MIPS Group.  Kissel K. 1997. MIPS16: High-density MIPS for the embedded market. Tech. rep. Silicon Graphics MIPS Group."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513840"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780767"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/859670.859697"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 30th Annual International Symposium on Microarchitecture. 330--335","author":"Lee C."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems (SCOPES)","author":"Lee S."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 8th International Workshop on Software and Compilers for Embedded Systems (SCOPES)","author":"Lee S."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.392980"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 5th International Conference on Real-Time Computing Systems and Applications (RTCSA). Hiroshima. 151--157","author":"Lim S.-S."},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 11th Real-Time Systems Symposium (RTSS). 72--81","author":"Park C. Y."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS)","author":"Shin I."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the 9th Asia and South Pacific Design Automation Conference (ASPCDAC). Yokohama. 475--477","author":"Shrivastava A."},{"key":"e_1_2_1_27_1","unstructured":"SNU Real-Time Benchmark Suite. http:\/\/archi.snu.ac.kr\/realtime\/benchmark.  SNU Real-Time Benchmark Suite. http:\/\/archi.snu.ac.kr\/realtime\/benchmark."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the 3rd Workshop on Binary Translation. Barcelona.","author":"Tamches A."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Zhao W."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1234675.1234677","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1234675.1234677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:39Z","timestamp":1750259199000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1234675.1234677"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,5]]}},"alternative-id":["10.1145\/1234675.1234677"],"URL":"https:\/\/doi.org\/10.1145\/1234675.1234677","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,5]]},"assertion":[{"value":"2007-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}