{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:45:13Z","timestamp":1750308313958,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,5,7]],"date-time":"2007-05-07T00:00:00Z","timestamp":1178496000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,5,7]]},"DOI":"10.1145\/1242531.1242536","type":"proceedings-article","created":{"date-parts":[[2007,6,6]],"date-time":"2007-06-06T14:37:31Z","timestamp":1181140651000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An analysis of the effects of miss clustering on the cost of a cache miss"],"prefix":"10.1145","author":[{"given":"Thomas R.","family":"Puzak","sequence":"first","affiliation":[{"name":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"A.","family":"Hartstein","sequence":"additional","affiliation":[{"name":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"P. G.","family":"Emma","sequence":"additional","affiliation":[{"name":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"V.","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"Jim","family":"Mitchell","sequence":"additional","affiliation":[{"name":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY"}]}],"member":"320","published-online":{"date-parts":[[2007,5,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"A. Glew \"MLP yes! ILP no! \" in ASPLOS Wild and Crazy Ideas Session October 1998.  A. Glew \"MLP yes! ILP no! \" in ASPLOS Wild and Crazy Ideas Session October 1998."},{"key":"e_1_3_2_1_2_1","volume-title":"November","author":"Pai V.","year":"1999","unstructured":"V. Pai and S. Adve , \" Code Transformations to Improve Memory Parallelism,\" in 32nd International Symposium on Microarchitecture , November 1999 . V. Pai and S. Adve, \"Code Transformations to Improve Memory Parallelism,\" in 32nd International Symposium on Microarchitecture, November 1999."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782859"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279408"},{"key":"e_1_3_2_1_5_1","volume-title":"February","author":"Pai V.","year":"1997","unstructured":"V. Pai , P. Ranganathan and S. Adve , \" The Impact of Instruction- Level Parallelism on Multiprocessor Performance and Simulation Methodology,\" in International Symposium on High Performance Computer Architecture , February 1997 . V. Pai, P. Ranganathan and S. Adve, \"The Impact of Instruction- Level Parallelism on Multiprocessor Performance and Simulation Methodology,\" in International Symposium on High Performance Computer Architecture, February 1997."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291067"},{"key":"e_1_3_2_1_7_1","volume-title":"Microarchitecture Optimizations for Exploiting Memory-Level Parallelism Exploiting Memory-Level Parallelism\" in 31st International Symposium on Computer Architecture","author":"Chou Y.","year":"2004","unstructured":"Y. Chou , B. Fahs , and S. Abraham , \" Microarchitecture Optimizations for Exploiting Memory-Level Parallelism Exploiting Memory-Level Parallelism\" in 31st International Symposium on Computer Architecture , 2004 . Y. Chou, B. Fahs, and S. Abraham, \"Microarchitecture Optimizations for Exploiting Memory-Level Parallelism Exploiting Memory-Level Parallelism\" in 31st International Symposium on Computer Architecture, 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_10_1","unstructured":"A. Zahir V. Hummel M. Kling T Yeh US. Patent 6 353 802 \"Apparatus and Method for Cycle Accounting in Microprocessors\".  A. Zahir V. Hummel M. Kling T Yeh US. Patent 6 353 802 \"Apparatus and Method for Cycle Accounting in Microprocessors\"."},{"key":"e_1_3_2_1_11_1","unstructured":"B. Gaither R. Smith US Patent 6 892 173 B1 \"Analyzing Effectiveness of a Computer Cache By Estimating a Hit Rate Based on Applying a Subset of Real-time Addresses to a Model of the Cache\".  B. Gaither R. Smith US Patent 6 892 173 B1 \"Analyzing Effectiveness of a Computer Cache By Estimating a Hit Rate Based on Applying a Subset of Real-time Addresses to a Model of the Cache\"."},{"key":"e_1_3_2_1_12_1","unstructured":"H. Ravichandran US Patent 6 341 357 B1 \"Apparatus and Method for Processor Performance Monitoring\".  H. Ravichandran US Patent 6 341 357 B1 \"Apparatus and Method for Processor Performance Monitoring\"."},{"key":"e_1_3_2_1_13_1","unstructured":"R. Trauben US Patent 5 594 864 \"Method and apparatus for unobtrusively monitoring Processor States and Characterizing Bottlenecks in a Pipeline Processor Executing Grouped Instructions\".  R. Trauben US Patent 5 594 864 \"Method and apparatus for unobtrusively monitoring Processor States and Characterizing Bottlenecks in a Pipeline Processor Executing Grouped Instructions\"."},{"key":"e_1_3_2_1_14_1","unstructured":"G. Brooks US Patent 5 845 310 \"System and Methods For Performing Cache Latency Diagnostics in Scalable Parallel Processing Architectures Including Calculating CPU Idle Time and Counting Number of Cache Misses.  G. Brooks US Patent 5 845 310 \"System and Methods For Performing Cache Latency Diagnostics in Scalable Parallel Processing Architectures Including Calculating CPU Idle Time and Counting Number of Cache Misses."},{"key":"e_1_3_2_1_15_1","unstructured":"W. Flynn US Patent 6 256 775 B1 \"Facilities For Detailed Software Performance Analysis in a Multithreaded Processor\".  W. Flynn US Patent 6 256 775 B1 \"Facilities For Detailed Software Performance Analysis in a Multithreaded Processor\"."},{"key":"e_1_3_2_1_16_1","unstructured":"F. Levine B. McCredie W. Starke E. Welbon US Patent 5 862 371 \"Method and System for Instruction Trace Reconstruction Utilizing Performance monitor outputs and bus Monitoring\".  F. Levine B. McCredie W. Starke E. Welbon US Patent 5 862 371 \"Method and System for Instruction Trace Reconstruction Utilizing Performance monitor outputs and bus Monitoring\"."},{"key":"e_1_3_2_1_17_1","unstructured":"F. Levine B. McCredie W. Starke E. Welbon US Patent 5 894 575 \"Method and System for Initial State Determination for Instruction Trace Reconstruction.  F. Levine B. McCredie W. Starke E. Welbon US Patent 5 894 575 \"Method and System for Initial State Determination for Instruction Trace Reconstruction."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266828"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022969.1022971"},{"key":"e_1_3_2_1_20_1","first-page":"338","volume-title":"James E. Smith, A First-Order Superscalar Processor Model. Proceedings of the 31st ISCA.","author":"Karkhanis Tejas","year":"2004","unstructured":"Tejas Karkhanis , James E. Smith, A First-Order Superscalar Processor Model. Proceedings of the 31st ISCA. pages 338 -- 349 , June 2004 . Tejas Karkhanis,James E. Smith, A First-Order Superscalar Processor Model. Proceedings of the 31st ISCA. pages 338--349, June 2004."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545217"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956566"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062317"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0127"},{"key":"e_1_3_2_1_25_1","unstructured":"US Patent 5 636 364 Method for enabling concurrent misses in a cache memory.  US Patent 5 636 364 Method for enabling concurrent misses in a cache memory."},{"key":"e_1_3_2_1_26_1","unstructured":"US Patent 5 233 702 Cache miss facility with stored sequences for data fetching.  US Patent 5 233 702 Cache miss facility with stored sequences for data fetching."},{"key":"e_1_3_2_1_27_1","first-page":"12","author":"Technical Disclosure Bulletin IBM","year":"1993","unstructured":"IBM Technical Disclosure Bulletin , \"\" A Protocol for Processing Concurrent Misses\"\" , Dec. 1993 , vol. 36 No. 12 . IBM Technical Disclosure Bulletin, \"\"A Protocol for Processing Concurrent Misses\"\", Dec. 1993, vol. 36 No. 12.","journal-title":"A Protocol for Processing Concurrent Misses\"\""},{"issue":"1","key":"e_1_3_2_1_28_1","first-page":"5962","volume":"25","author":"Technical Disclosure Bulletin IBM","year":"1983","unstructured":"IBM Technical Disclosure Bulletin , vol. \"\" Design for Improved Cache Performance via Overlapping of Cache Miss Sequences\"\" vol. 25 No. 1 B Apr. 1983 pp. 5962 -- 5966 . IBM Technical Disclosure Bulletin, vol. \"\"Design for Improved Cache Performance via Overlapping of Cache Miss Sequences\"\" vol. 25 No. 1B Apr. 1983 pp. 5962--5966.","journal-title":"Design for Improved Cache Performance via Overlapping of Cache Miss Sequences\"\""},{"key":"e_1_3_2_1_29_1","unstructured":"R. Bartoszynski M Niewiadomska-Bugaj Probability and Statistical Inference (Wiley series in probability and statistics) 1996.  R. Bartoszynski M Niewiadomska-Bugaj Probability and Statistical Inference (Wiley series in probability and statistics) 1996."}],"event":{"name":"CF07: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF07"},"container-title":["Proceedings of the 4th international conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1242531.1242536","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1242531.1242536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:38:56Z","timestamp":1750268336000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1242531.1242536"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,7]]},"references-count":29,"alternative-id":["10.1145\/1242531.1242536","10.1145\/1242531"],"URL":"https:\/\/doi.org\/10.1145\/1242531.1242536","relation":{},"subject":[],"published":{"date-parts":[[2007,5,7]]},"assertion":[{"value":"2007-05-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}