{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:31:00Z","timestamp":1762032660372,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1244002.1244160","type":"proceedings-article","created":{"date-parts":[[2007,6,6]],"date-time":"2007-06-06T14:37:31Z","timestamp":1181140651000},"page":"707-712","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Reconfigurable split data caches"],"prefix":"10.1145","author":[{"given":"Afrin","family":"Naz","sequence":"first","affiliation":[{"name":"University of North Texas, Denton, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna","family":"Kavi","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JungHwan","family":"Oh","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierfrancesco","family":"Foglia","sequence":"additional","affiliation":[{"name":"University of Pisa, Diotisalvi, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/968878.968998"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/237090.237190"},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE International Symposium on VLSI Design","author":"Zhang C.","year":"2003","unstructured":"C. Zhang , F. Vahid and W. Najjar , Energy benefits of a configurable line size cache for embedded systems , IEEE International Symposium on VLSI Design , Tampa, Florida , February 2003 . C. Zhang, F. Vahid and W. Najjar, Energy benefits of a configurable line size cache for embedded systems, IEEE International Symposium on VLSI Design, Tampa, Florida, February 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/859618.859635"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/968878.968997"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/40.216747"},{"key":"e_1_3_2_1_8_1","first-page":"3","volume":"97","author":"Sanchez F. J.","unstructured":"F. J. Sanchez , A. Gonzalez , and M. Valero , \"Software Management of Selective and Dual Data Caches\", IEEE TCCA NEWSLETTERS, March 97 , pp. 3 -- 10 . F. J. Sanchez, A. Gonzalez, and M. Valero, \"Software Management of Selective and Dual Data Caches\", IEEE TCCA NEWSLETTERS, March 97, pp. 3--10.","journal-title":"IEEE TCCA NEWSLETTERS, March"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/258915.258924"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of Compcon","author":"Lesartre G.","year":"1997","unstructured":"G. Lesartre and D. Hunt . PA-8500: The continuing evolution of the PA-8000 family . Proceedings of Compcon , 1997 . G. Lesartre and D. Hunt. PA-8500: The continuing evolution of the PA-8000 family. Proceedings of Compcon, 1997."},{"key":"e_1_3_2_1_11_1","volume-title":"May","author":"Albonesi H.","year":"2000","unstructured":"H. Albonesi , \"Selective Cache Ways : On-Demand Cache Resource Allocation,\" Journal of Instruction Level Parallelism , May 2000 . H. Albonesi, \"Selective Cache Ways: On-Demand Cache Resource Allocation,\" Journal of Instruction Level Parallelism, May 2000."},{"volume-title":"Proc. 1996 International Conference.","author":"Rivers J. A.","unstructured":"J. A. Rivers and E. S. Davidson , \" Reducing Conflicts in Direct-Mapped Caches with a Temporality based Design , Proc. 1996 International Conference. J. A. Rivers and E. S. Davidson, \"Reducing Conflicts in Direct-Mapped Caches with a Temporality based Design, Proc. 1996 International Conference.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/125826.125932"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.5555\/268940.268945"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.5555\/523974.834816"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/263272.263310"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_18_1","first-page":"11","volume":"97","author":"Tomasko M.","unstructured":"M. Tomasko , S. Hadjiyiannis , and W. A. Najjar , \"Experimental Evaluation of Array Caches\", IEEE TCCA Newslatters, March 97 , pp. 11 -- 16 . M. Tomasko, S. Hadjiyiannis, and W. A. Najjar, \"Experimental Evaluation of Array Caches\", IEEE TCCA Newslatters, March 97, pp. 11--16.","journal-title":"IEEE TCCA Newslatters, March"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_20_1","first-page":"131","volume-title":"MA","author":"Unsal O. S.","year":"2002","unstructured":"O. S. Unsal , I. Koren , C. M. Krishna , C. A. Moritz , \"The Minimax Cache : An Energy-Efficient Framework for Media Processors,\" 8th International Symposium on High-Performance Computer Architecture, HPCA8, Cambridge , MA , February 2002 , pp. 131 -- 140 . O. S. Unsal, I. Koren, C. M. Krishna, C. A. Moritz, \"The Minimax Cache: An Energy-Efficient Framework for Media Processors,\" 8th International Symposium on High-Performance Computer Architecture, HPCA8, Cambridge, MA, February 2002, pp. 131--140."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/967900.968079"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/339647.339685"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/4.509850"},{"unstructured":"The MOSIS Service http:\/\/www.mosis.org  The MOSIS Service http:\/\/www.mosis.org","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","volume-title":"Mar.","author":"Milutinovic V.","year":"1996","unstructured":"V. Milutinovic , M. Tomasevic , B. Markovic , and M. Tremblay , \" The Split Temporal\/Spatial Cache: Initial Performance Analysis,\" SCIzzL-5 , Mar. 1996 . V. Milutinovic, M. Tomasevic, B. Markovic, and M. Tremblay, \"The Split Temporal\/Spatial Cache: Initial Performance Analysis,\" SCIzzL-5, Mar. 1996."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.5555\/266800.266824"}],"event":{"sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"],"acronym":"SAC07","name":"SAC07: The 2007 ACM Symposium on Applied Computing","location":"Seoul Korea"},"container-title":["Proceedings of the 2007 ACM symposium on Applied computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1244002.1244160","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1244002.1244160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:55Z","timestamp":1750258075000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1244002.1244160"}},"subtitle":["a novel scheme for embedded systems"],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":25,"alternative-id":["10.1145\/1244002.1244160","10.1145\/1244002"],"URL":"https:\/\/doi.org\/10.1145\/1244002.1244160","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}