{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T01:38:19Z","timestamp":1778549899086,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1248377.1248396","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T16:07:37Z","timestamp":1189786057000},"page":"105-115","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":88,"title":["Scheduling threads for constructive cache sharing on CMPs"],"prefix":"10.1145","author":[{"given":"Shimin","family":"Chen","sequence":"first","affiliation":[{"name":"Intel Research Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phillip B.","family":"Gibbons","sequence":"additional","affiliation":[{"name":"Intel Research Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kozuch","sequence":"additional","affiliation":[{"name":"Intel Research Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasileios","family":"Liaskovitis","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anastassia","family":"Ailamaki","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy E.","family":"Blelloch","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Babak","family":"Falsafi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Limor","family":"Fix","sequence":"additional","affiliation":[{"name":"Intel Research Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikos","family":"Hardavellas","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todd C.","family":"Mowry","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University and Intel Research Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[{"name":"Intel Microprocessor Research Lab"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The data locality of work stealing. Theory of Computing Systems, 35(3)","author":"Acar U. A.","year":"2002","unstructured":"U. A. Acar , G. E. Blelloch , and R. D. Blumofe . The data locality of work stealing. Theory of Computing Systems, 35(3) , 2002 . U. A. Acar, G. E. Blelloch, and R. D. Blumofe. The data locality of work stealing. Theory of Computing Systems, 35(3), 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/63404.63407"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2006.32"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234523"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1007912.1007948"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/301970.301974"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258494"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/237502.237574"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0885"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_14_1","volume-title":"International Symp. on Circuits and Systems","author":"Chen G.","year":"2005","unstructured":"G. Chen , H. Chen , M. Haurylau , N. Nelson , D. Albonesi , P. M. Fauchet , and E. G. Friedman . Electrical and optical on-chip interconnects in scaled microprocessors . In International Symp. on Circuits and Systems , 2005 . G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonesi, P. M. Fauchet, and E. G. Friedman. Electrical and optical on-chip interconnects in scaled microprocessors. In International Symp. on Circuits and Systems, 2005."},{"key":"e_1_3_2_1_15_1","volume-title":"VLDB","author":"Chen S.","year":"2005","unstructured":"S. Chen , A. Ailamaki , P. B. Gibbons , and T. C. Mowry . Inspector joins . In VLDB , 2005 . S. Chen, A. Ailamaki, P. B. Gibbons, and T. C. Mowry. Inspector joins. In VLDB, 2005."},{"issue":"2","key":"e_1_3_2_1_17_1","volume":"14","author":"Chen Y.-Y.","year":"1998","unstructured":"Y.-Y. Chen , J.-K. Peir , and C.-T. King . Performance of shared caches on multithreaded architectures. J. of Information Science and Engineering , 14 ( 2 ), 1998 . Y.-Y. Chen, J.-K. Peir, and C.-T. King. Performance of shared caches on multithreaded architectures. J. of Information Science and Engineering, 14(2), 1998.","journal-title":"J. of Information Science and Engineering"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996749"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.42"},{"key":"e_1_3_2_1_21_1","unstructured":"S. Eddy. HMMER: profile HMMs for protein sequence analysis. http:\/\/hmmer.wustl.edu\/.  S. Eddy. HMMER: profile HMMs for protein sequence analysis. http:\/\/hmmer.wustl.edu\/."},{"key":"e_1_3_2_1_22_1","volume-title":"USENIX ATC","author":"Fedorova A.","year":"2005","unstructured":"A. Fedorova , M. Seltzer , C. Small , and D. Nussbaum . Performance of multithreaded chip multiprocessors and implications for operating system design . In USENIX ATC , 2005 . A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In USENIX ATC, 2005."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.15"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_3_2_1_26_1","volume-title":"WMPI","author":"Moreshet T.","year":"2006","unstructured":"T. Moreshet , R. I. Bahar , and M. Herlihy . Energy-aware microprocessor synchronization: Transactional memory vs. locks . In WMPI , 2006 . T. Moreshet, R. I. Bahar, and M. Herlihy. Energy-aware microprocessor synchronization: Transactional memory vs. locks. In WMPI, 2006."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/314602.314607"},{"key":"e_1_3_2_1_29_1","volume-title":"Washington","author":"Parekh S.","year":"2000","unstructured":"S. Parekh , S. Eggers , and H. Levy . Thread-sensitive scheduling for SMT processors. Technical report, U . Washington , 2000 . S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for SMT processors. Technical report, U. Washington, 2000."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237151"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/97444.97683"},{"key":"e_1_3_2_1_32_1","volume-title":"The International Technology Roadmap for Semiconductors (ITRS) 2005 Edition","author":"Semiconductor Industry Association","year":"2005","unstructured":"Semiconductor Industry Association . The International Technology Roadmap for Semiconductors (ITRS) 2005 Edition , 2005 . Semiconductor Industry Association. The International Technology Roadmap for Semiconductors (ITRS) 2005 Edition, 2005."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/645908.673287"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377797"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/29868.32979"},{"key":"e_1_3_2_1_40_1","unstructured":"M. W. Weissmann. Libpmsort. http:\/\/freshmeat.net\/projects\/libpmsort.  M. W. Weissmann. Libpmsort. http:\/\/freshmeat.net\/projects\/libpmsort."},{"key":"e_1_3_2_1_41_1","volume-title":"HPCA","author":"Yang S.-H.","year":"2002","unstructured":"S.-H. Yang , B. Falsafi , M. D. Powell , and T. N. Vijaykumar . Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay . In HPCA , 2002 . S.-H. Yang, B. Falsafi, M. D. Powell, and T. N. Vijaykumar. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In HPCA, 2002."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["ACM Association for Computing Machinery","SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1248377.1248396","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1248377.1248396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:51:25Z","timestamp":1750258285000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1248377.1248396"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":39,"alternative-id":["10.1145\/1248377.1248396","10.1145\/1248377"],"URL":"https:\/\/doi.org\/10.1145\/1248377.1248396","relation":{},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}