{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:35Z","timestamp":1772163935138,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250671","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"57-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":102,"title":["Virtual private caches"],"prefix":"10.1145","author":[{"given":"Kyle J.","family":"Nesbit","sequence":"first","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Laudon","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"45","volume-title":"Proc. of the 3rd USENIX Symp. On Operating Systems and Design Implementation","author":"Banga G.","year":"1999","unstructured":"Banga , G. , Druschel , P. , and Mogul , J ., Resource containers: A new facility for resource management in server systems , In Proc. of the 3rd USENIX Symp. On Operating Systems and Design Implementation , Feb. 1999 . pp 45 -- 58 . Banga, G., Druschel, P., and Mogul, J., Resource containers: A new facility for resource management in server systems, In Proc. of the 3rd USENIX Symp. On Operating Systems and Design Implementation, Feb. 1999. pp 45--58."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.649568"},{"key":"e_1_3_2_1_3_1","volume-title":"Dec.","author":"Brown J.","year":"2005","unstructured":"Brown , J. , Application Customized CPU Design: The Xbox 360 Story, on IBM Developerworks , Dec. 2005 . Brown, J., Application Customized CPU Design: The Xbox 360 Story, on IBM Developerworks, Dec. 2005."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1989.559777"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11925071_18"},{"key":"e_1_3_2_1_9_1","volume-title":"A","author":"Hennessy J. L.","year":"2002","unstructured":"Hennessy J. L. , and Patterson , D. , A ., Computer Architecture : A Quantitative Approach, Third Edition, Morgan Kaugmann , 2002 . Hennessy J. L., and Patterson, D., A., Computer Architecture: A Quantitative Approach, Third Edition, Morgan Kaugmann, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_3_2_1_11_1","unstructured":"IBM PowerPC 970FX RISC Microprocessor User's Manual Version 1.6 Dec. 2005.  IBM PowerPC 970FX RISC Microprocessor User's Manual Version 1.6 Dec. 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822668"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_16_1","volume-title":"Network Calculus","author":"Le Boudec J.Y.","year":"2004","unstructured":"Le Boudec , J.Y. , and Thiran , P. , Network Calculus , Springer Verlag , 2004 . Le Boudec, J.Y., and Thiran, P., Network Calculus, Springer Verlag, 2004."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.29"},{"key":"e_1_3_2_1_18_1","first-page":"164","volume-title":"Proc. of the Intl. Symp. on Performance Analysis of Systems and Software","author":"Luo K.","year":"2001","unstructured":"Luo , K. , Gummaraju , J. , and Franklin , M ., Balancing throughput and fairness in SMT processors . In Proc. of the Intl. Symp. on Performance Analysis of Systems and Software , Jan. 2001 . pp 164 -- 171 . Luo, K., Gummaraju, J., and Franklin, M., Balancing throughput and fairness in SMT processors. In Proc. of the Intl. Symp. on Performance Analysis of Systems and Software, Jan. 2001. pp 164--171."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0429"},{"key":"e_1_3_2_1_20_1","volume-title":"June","author":"Micron","year":"2006","unstructured":"Micron . , 1Gb DDR2 SDRAM Component: MT47H128M8B7-25E , June 2006 . Micron., 1Gb DDR2 SDRAM Component: MT47H128M8B7-25E, June 2006."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/876876.879045"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/217382.217453"},{"key":"e_1_3_2_1_26_1","volume-title":"Seven Edition","author":"Silberschatz A.","year":"2004","unstructured":"Silberschatz , A. , Galbin , P. B. , and Gagne , G. , Operating System Concepts , Seven Edition , John Wiley & Sons, Inc. , 2004 . Silberschatz, A., Galbin, P. B., and Gagne, G., Operating System Concepts, Seven Edition, John Wiley & Sons, Inc., 2004."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/548716.822692"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133572.1133595"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291044"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250671","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:18Z","timestamp":1750243938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250671"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":33,"alternative-id":["10.1145\/1250662.1250671","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250671","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250671","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}