{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:32Z","timestamp":1772163992272,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250676","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"104-115","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["An integrated hardware-software approach to flexible transactional memory"],"prefix":"10.1145","author":[{"given":"Arrvindh","family":"Shriraman","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael F.","family":"Spear","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemayet","family":"Hossain","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virendra J.","family":"Marathe","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandhya","family":"Dwarkadas","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael L.","family":"Scott","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.18"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168901"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233309"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11561927_23"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01719-3","author":"Larus J. R.","year":"2007","unstructured":"J. R. Larus and R. Rajwar . Transactional Memory, Synthesis Lectures on Computer Architecture. Morgan & Claypool , 2007 . J. R. Larus and R. Rajwar. Transactional Memory, Synthesis Lectures on Computer Architecture. Morgan & Claypool, 2007.","journal-title":"Transactional Memory, Synthesis Lectures on Computer Architecture. Morgan & Claypool"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/11561927_26"},{"key":"e_1_3_2_1_13_1","volume-title":"Lowering the Overhead of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing","author":"Marathe V. J.","year":"2006","unstructured":"V. J. Marathe , M. F. Spear , C. Heriot , A. Acharya , D. Eisenstat , W. N. Scherer III, and M. L. Scott . Lowering the Overhead of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing , Ottawa, ON, Canada , June 2006 . Expanded version available as TR 893, Dept. of Computer Science, Univ. of Rochester, Mar. 2006. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott. Lowering the Overhead of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006. Expanded version available as TR 893, Dept. of Computer Science, Univ. of Rochester, Mar. 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605400"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_17_1","volume-title":"Moss. Open Nested Transactions: Semantics and Support. In Proc. of the 4th IEEE Workshop on Memory Performance Issues","author":"J. E.","year":"2006","unstructured":"J. E. B. Moss. Open Nested Transactions: Semantics and Support. In Proc. of the 4th IEEE Workshop on Memory Performance Issues , Austin, TX , Feb. 2006 . J. E. B. Moss. Open Nested Transactions: Semantics and Support. In Proc. of the 4th IEEE Workshop on Memory Performance Issues, Austin, TX, Feb. 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605399"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.9"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"e_1_3_2_1_25_1","volume":"910","author":"Shriraman A.","unstructured":"A. Shriraman , M. F. Spear , H. Hossain , S. Dwarkadas , and M. L. Scott . An Integrated Hardware-Software Approach to Flexible Transactional Memory. TR 910 , Dept. of Computer Science, Univ. of Rochester, Dec. 2006. A. Shriraman, M. F. Spear, H. Hossain, S. Dwarkadas, and M. L. Scott. An Integrated Hardware-Software Approach to Flexible Transactional Memory. TR 910, Dept. of Computer Science, Univ. of Rochester, Dec. 2006.","journal-title":"An Integrated Hardware-Software Approach to Flexible Transactional Memory. TR"},{"key":"e_1_3_2_1_26_1","volume-title":"Hardware Acceleration of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing","author":"Shriraman A.","year":"2006","unstructured":"A. Shriraman , V. J. Marathe , S. Dwarkadas , M. L. Scott , D. Eisenstat , C. Heriot , W. N. Scherer III, and M. F. Spear . Hardware Acceleration of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing , Ottawa, ON, Canada , June 2006 . Expanded version available as TR 887, Dept. of Computer Science, Univ. of Rochester, Dec. 2005, revised Mar. 2006. A. Shriraman, V. J. Marathe, S. Dwarkadas, M. L. Scott, D. Eisenstat, C. Heriot, W. N. Scherer III, and M. F. Spear. Hardware Acceleration of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006. Expanded version available as TR 887, Dept. of Computer Science, Univ. of Rochester, Dec. 2005, revised Mar. 2006."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_13"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229452"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248414"},{"key":"e_1_3_2_1_30_1","volume":"915","author":"Spear M. F.","unstructured":"M. F. Spear , V. J. Marathe , L. Dalessandro , and M. L. Scott . Privatization Techniques for Software Transactional Memory. TR 915 , Dept. of Computer Science, Univ. of Rochester, Feb. 2007. M. F. Spear, V. J. Marathe, L. Dalessandro, and M. L. Scott. Privatization Techniques for Software Transactional Memory. TR 915, Dept. of Computer Science, Univ. of Rochester, Feb. 2007.","journal-title":"Privatization Techniques for Software Transactional Memory. TR"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250676","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:18Z","timestamp":1750243938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250676"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":30,"alternative-id":["10.1145\/1250662.1250676","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250676","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250676","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}