{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T03:58:06Z","timestamp":1778903886986,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250679","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"126-137","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":247,"title":["Flattened butterfly"],"prefix":"10.1145","author":[{"given":"John","family":"Kim","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Abts","sequence":"additional","affiliation":[{"name":"Cray Inc., Chippewa Falls, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amphenol. http:\/\/www.amphenol.com\/.  Amphenol. http:\/\/www.amphenol.com\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676437"},{"key":"e_1_3_2_1_3_1","volume-title":"A 0.4-4-Gb\/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs","author":"Chang K.-Y. K.","year":"2003","unstructured":"K.-Y. K. Chang A 0.4-4-Gb\/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs . IEEE Journal of Solid--State Circuits , 38(5):747--754, 2003 . K.-Y. K. Chang et al. A 0.4-4-Gb\/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs. IEEE Journal of Solid--State Circuits, 38(5):747--754, 2003."},{"key":"e_1_3_2_1_4_1","volume-title":"March","author":"Clos C.","year":"1953","unstructured":"C. Clos . A Study of Non-Blocking Switching Networks. The Bell System technical Journal, 32(2):406--424 , March 1953 . C. Clos. A Study of Non-Blocking Switching Networks. The Bell System technical Journal, 32(2):406--424, March 1953."},{"key":"e_1_3_2_1_5_1","unstructured":"Cray XT3. http:\/\/www.cray.com\/products\/systems\/xt3\/.  Cray XT3. http:\/\/www.cray.com\/products\/systems\/xt3\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_3_2_1_8_1","first-page":"41","volume-title":"Proc. of Hot Interconnects","author":"Dally W. J.","year":"1998","unstructured":"W. J. Dally , P. P. Carvey , and L. R. Dennison . The Avici Terabit Switch\/Router . In Proc. of Hot Interconnects , pages 41 -- 50 , August 1998 . W. J. Dally, P. P. Carvey, and L. R. Dennison. The Avici Terabit Switch\/Router. In Proc. of Hot Interconnects, pages 41--50, August 1998."},{"key":"e_1_3_2_1_9_1","volume-title":"Morgan Kaufmann","author":"Dally W. J.","year":"2004","unstructured":"W. J. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann , San Francisco, CA , 2004 . W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco, CA, 2004."},{"key":"e_1_3_2_1_10_1","first-page":"420","volume-title":"13th International Workshop on Languages and Compilers for Parallel Computing","author":"Dietz H. G.","year":"2000","unstructured":"H. G. Dietz and T.I. Mattox . Compiler techniques for flat neighborhood networks . In 13th International Workshop on Languages and Compilers for Parallel Computing , pages 420 -- 431 , Yorktown Heights, New York , 2000 . H. G. Dietz and T.I.Mattox. Compiler techniques for flat neighborhood networks. In 13th International Workshop on Languages and Compilers for Parallel Computing, pages 420--431, Yorktown Heights, New York, 2000."},{"key":"e_1_3_2_1_11_1","unstructured":"Gore. http:\/\/www.gore.com\/electronics.  Gore. http:\/\/www.gore.com\/electronics."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871620"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188552"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676169"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/4492.4495"},{"key":"e_1_3_2_1_19_1","unstructured":"Microprocessor Report. http:\/\/www.mdronline.com\/.  Microprocessor Report. http:\/\/www.mdronline.com\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/846213.846533"},{"key":"e_1_3_2_1_21_1","volume-title":"CoolCon","author":"Pautsch G.","year":"2005","unstructured":"G. Pautsch . Thermal Challenges in the Next Generation of Supercomputers . CoolCon , 2005 . G. Pautsch. Thermal Challenges in the Next Generation of Supercomputers. CoolCon, 2005."},{"key":"e_1_3_2_1_22_1","volume-title":"An Introduction to the InfiniBand Arechitecture (http:\/\/www.infinibandta.org)","author":"Pfister G.","year":"2001","unstructured":"G. Pfister . An Introduction to the InfiniBand Arechitecture (http:\/\/www.infinibandta.org) . IEEE Press , 2001 . G. Pfister. An Introduction to the InfiniBand Arechitecture (http:\/\/www.infinibandta.org). IEEE Press, 2001."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.40"},{"key":"e_1_3_2_1_24_1","volume-title":"CA","author":"Scott S.","year":"1996","unstructured":"S. Scott and G. Thorson . The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus. In Hot Chips 4, Stanford , CA , Aug. 1996 . S. Scott and G. Thorson. The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus. In Hot Chips 4, Stanford, CA, Aug. 1996."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822800"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675280"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033409"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1137\/0211027"},{"key":"e_1_3_2_1_31_1","first-page":"105","volume-title":"Proc. of the 36th Annual IEEE\/ACM Int'l Symposium on Microarchitecture","author":"Wang H.","year":"2003","unstructured":"H. Wang , L. S. Peh , and S. Malik . Power-driven Design of Router Microarchitectures in On-chip Networks . In Proc. of the 36th Annual IEEE\/ACM Int'l Symposium on Microarchitecture , pages 105 -- 116 , 2003 . H. Wang, L. S. Peh, and S. Malik. Power-driven Design of Router Microarchitectures in On-chip Networks. In Proc. of the 36th Annual IEEE\/ACM Int'l Symposium on Microarchitecture, pages 105--116, 2003."},{"key":"e_1_3_2_1_32_1","author":"Wong K.-L. J.","unstructured":"K.-L. J. Wong , H. Hatamkhani , M. Mansuri , and C.-K. K. Yang . A 27-mW 3.6-Gb\/s I\/O Transceiver . IEEE Journal of K.-L. J. Wong, H. Hatamkhani, M. Mansuri, and C.-K. K. Yang. A 27-mW 3.6-Gb\/s I\/O Transceiver. IEEE Journal of","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1991.218249"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250679","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:18Z","timestamp":1750243938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250679"}},"subtitle":["a cost-efficient topology for high-radix networks"],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":32,"alternative-id":["10.1145\/1250662.1250679","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250679","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250679","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}