{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:21Z","timestamp":1772163981971,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250684","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"174-185","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":62,"title":["Hardware atomicity for reliable software speculation"],"prefix":"10.1145","author":[{"given":"Naveen","family":"Neelakantam","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Rajwar","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suresh","family":"Srinivas","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uma","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Craig","family":"Zilles","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956554"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.31"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564003"},{"key":"e_1_3_2_1_8_1","volume":"7","author":"Hamerly G.","year":"2005","unstructured":"G. Hamerly : Faster and More Flexible Program Analysis. Journal of Instruction Level Parallelism , 7 , Sept 2005 . G. Hamerly et al. SimPoint 3.0: Faster and More Flexible Program Analysis. Journal of Instruction Level Parallelism, 7, Sept 2005.","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_9_1","unstructured":"Harmony Dynamic Runtime Layer Virtual Machine (DRLVM). http:\/\/harmony.apache.org\/subcomponents\/drlvm.  Harmony Dynamic Runtime Layer Virtual Machine (DRLVM). http:\/\/harmony.apache.org\/subcomponents\/drlvm."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/582419.582433"},{"key":"e_1_3_2_1_12_1","author":"Larus J. R.","year":"2006","unstructured":"J. R. Larus and R. Rajwar . Transactional Memory. Morgan and Claypool , Dec. 2006 . J. R. Larus and R. Rajwar. Transactional Memory. Morgan and Claypool, Dec. 2006.","journal-title":"Transactional Memory. Morgan and Claypool"},{"key":"e_1_3_2_1_13_1","volume-title":"Wu. Fast Forward: Aggressive Compiler Optimization with Speculative Multi-Threaded Support. In Workshop on Multithreaded Execution, Architecture and Compilation","author":"L.","year":"2000","unstructured":"L. ling Chen and Y . Wu. Fast Forward: Aggressive Compiler Optimization with Speculative Multi-Threaded Support. In Workshop on Multithreaded Execution, Architecture and Compilation , 2000 . L. ling Chen and Y. Wu. Fast Forward: Aggressive Compiler Optimization with Speculative Multi-Threaded Support. In Workshop on Multithreaded Execution, Architecture and Compilation, 2000."},{"key":"e_1_3_2_1_14_1","volume-title":"Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Mart\u00ednez J. F.","year":"2002","unstructured":"J. F. Mart\u00ednez Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture , Nov. 2002 . J. F. Mart\u00ednez et al. Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture, Nov. 2002."},{"key":"e_1_3_2_1_15_1","volume-title":"Partial Inlining. Technical report","author":"Muth R.","year":"1997","unstructured":"R. Muth and S. Debray . Partial Inlining. Technical report , Univ. of Arizona , Dept . of Computer Science, 1997 . R. Muth and S. Debray. Partial Inlining. Technical report, Univ. of Arizona, Dept. of Computer Science, 1997."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363748"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/351397.351408"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE Computer, 14(7):41--47","author":"Wulf W. A.","year":"1981","unstructured":"W. A. Wulf . Compilers and Computer Architecture. IEEE Computer, 14(7):41--47 , 1981 . W. A. Wulf. Compilers and Computer Architecture. IEEE Computer, 14(7):41--47, 1981."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.30"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774871"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250684","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:18Z","timestamp":1750243938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250684"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":23,"alternative-id":["10.1145\/1250662.1250684","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250684","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250684","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}