{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:35Z","timestamp":1772163935021,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250689","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"210-219","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":46,"title":["A 64-bit stream processor architecture for scientific applications"],"prefix":"10.1145","author":[{"given":"Xuejun","family":"Yang","sequence":"first","affiliation":[{"name":"National Laboratory for Paralleling and Distributed Processing: School of Computer: National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaobo","family":"Yan","sequence":"additional","affiliation":[{"name":"National Laboratory for Paralleling and Distributed Processing: School of Computer: National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zuocheng","family":"Xing","sequence":"additional","affiliation":[{"name":"National Laboratory for Paralleling and Distributed Processing: School of Computer: National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Deng","sequence":"additional","affiliation":[{"name":"National Laboratory for Paralleling and Distributed Processing: School of Computer: National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Laboratory for Paralleling and Distributed Processing: School of Computer: National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Laboratory for Paralleling and Distributed Processing: School of Computer: National University of Defense Technology, Changsha, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086315"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.388062"},{"key":"e_1_3_2_1_4_1","volume-title":"Brook Spec v0.2","author":"Buck I.","year":"2003","unstructured":"Buck , I. Brook Spec v0.2 . Report of Stanford University , http:\/\/merrimac.stanford.edu\/brook\/brookspec-v0.2.pdf, 2003 . Buck, I. Brook Spec v0.2. Report of Stanford University, http:\/\/merrimac.stanford.edu\/brook\/brookspec-v0.2.pdf, 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the Third Workshop on Media and Stream Processors","author":"Caspi E.","year":"2001","unstructured":"Caspi , E. , DeHon , A. and Wawrzynek , J ., A Streaming Multi-Threaded Model . In Proceedings of the Third Workshop on Media and Stream Processors ( 2001 ), 21--28. Caspi, E., DeHon, A. and Wawrzynek, J., A Streaming Multi-Threaded Model. In Proceedings of the Third Workshop on Media and Stream Processors (2001), 21--28."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"e_1_3_2_1_8_1","volume-title":"LEAP: A Data Driven Loop Engine on Array Processor. In APPT'03: Proceedings of the 5th International Workshop on Advanced Parallel Processing Technologies","author":"Dou Y.","year":"2003","unstructured":"Dou , Y. and Lu , X. C . LEAP: A Data Driven Loop Engine on Array Processor. In APPT'03: Proceedings of the 5th International Workshop on Advanced Parallel Processing Technologies , 2003 , 12--22. Dou, Y. and Lu, X. C. LEAP: A Data Driven Loop Engine on Array Processor. In APPT'03: Proceedings of the 5th International Workshop on Advanced Parallel Processing Technologies, 2003, 12--22."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605428"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"e_1_3_2_1_11_1","volume-title":"The Imagine Stream Processor. In ICCD'02: Proceedings of 20th IEEE International Conference on Computer Design","author":"Kapasi U.","year":"2002","unstructured":"Kapasi , U. , Dally , W. J. , Rixner , S. , Owens , J. D. and Khailany , B . The Imagine Stream Processor. In ICCD'02: Proceedings of 20th IEEE International Conference on Computer Design , 2002 , 282--288. Kapasi, U., Dally, W. J., Rixner, S., Owens, J. D. and Khailany, B. The Imagine Stream Processor. In ICCD'02: Proceedings of 20th IEEE International Conference on Computer Design, 2002, 282--288."},{"key":"e_1_3_2_1_12_1","volume-title":"Stream Scheduling. In Proceedings of the 3rd Workshop on Media and Streaming Processors","author":"Kapasi U. J.","year":"2001","unstructured":"Kapasi , U. J. , Mattson , P. , Dally , W. J. , Owens , J. D. and Towles , B . Stream Scheduling. In Proceedings of the 3rd Workshop on Media and Streaming Processors , 2001 , 101--106. Kapasi, U. J., Mattson, P., Dally, W. J., Owens, J. D. and Towles, B. Stream Scheduling. In Proceedings of the 3rd Workshop on Media and Streaming Processors, 2001, 101--106."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220582"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.356997"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/948176.948183"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Owens J. Kapasi U. Mattson P. Towles B. Serebrin B. Rixner S. and Dally W. Media processing applications on the Imagine stream processor. In ICCD'02(2002) 295--302. Owens J. Kapasi U. Mattson P. Towles B. Serebrin B. Rixner S. and Dally W. Media processing applications on the Imagine stream processor. In ICCD'02(2002) 295--302.","DOI":"10.1109\/ICCD.2002.1106785"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_21_1","volume-title":"Stream Processor Architecture","author":"Rixner S.","year":"2002","unstructured":"Rixner , S. Stream Processor Architecture . Kluwer Academic Publishers Group , ISBN : 0-7923-7545-9, 2002 . Rixner, S. Stream Processor Architecture. Kluwer Academic Publishers Group, ISBN: 0-7923-7545-9, 2002."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.727935"},{"key":"e_1_3_2_1_24_1","volume-title":"M. and Amarasinghe, S. StreamIt: A Compiler for Streaming Applications. MIT-LCS Technical Memo TM-622","author":"Thies W.","year":"2001","unstructured":"Thies , W. , Karczmarek , M. , Gordon , M. , Maze , D. , Wong , J., H., H. o., Brown , M. and Amarasinghe, S. StreamIt: A Compiler for Streaming Applications. MIT-LCS Technical Memo TM-622 , Cambridge , MA , http:\/\/www.lcs.mit.edu\/publications\/pubs\/pdf\/MIT-LCS-TM-622.pdf, 2001 . Thies, W., Karczmarek, M., Gordon, M., Maze, D., Wong, J., H., H. o., Brown, M. and Amarasinghe, S. StreamIt: A Compiler for Streaming Applications. MIT-LCS Technical Memo TM-622, Cambridge, MA, http:\/\/www.lcs.mit.edu\/publications\/pubs\/pdf\/MIT-LCS-TM-622.pdf, 2001."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS-COMSAR.2006.21"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128027"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/11946441_71"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250689","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:18Z","timestamp":1750243938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250689"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":25,"alternative-id":["10.1145\/1250662.1250689","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250689","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250689","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}