{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T15:01:06Z","timestamp":1776956466641,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250712","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"402-411","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Automated design of application specific superscalar processors"],"prefix":"10.1145","author":[{"given":"Tejas S.","family":"Karkhanis","sequence":"first","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"IBM \"PowerPC 440 Processor Core \" available at http:\/\/www-306.ibm.com\/.  IBM \"PowerPC 440 Processor Core \" available at http:\/\/www-306.ibm.com\/."},{"key":"e_1_3_2_1_2_1","volume-title":"University of Illinois","author":"Conte T. M.","year":"1992","unstructured":"T. M. Conte , \"Systematic Computer Architecture Proto-typing,\" Ph D Thesis : University of Illinois , 1992 . T. M. Conte, \"Systematic Computer Architecture Proto-typing,\" PhD Thesis: University of Illinois, 1992."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2002.1033026"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/359007.359012"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-0501-2","volume-title":"Practical Optimization Methods with Mathematica Applications: Springer Verlag","author":"Bhatti M. A.","year":"2000","unstructured":"M. A. Bhatti , Practical Optimization Methods with Mathematica Applications: Springer Verlag , 2000 . M. A. Bhatti, Practical Optimization Methods with Mathematica Applications: Springer Verlag, 2000."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_2_1_7_1","first-page":"244","article-title":"Picking Statistically Valid and Early Simulation Points","author":"Perelman E.","year":"2003","unstructured":"E. Perelman , G. Hamerly , and B. Calder , \" Picking Statistically Valid and Early Simulation Points ,\" International Conference on Parallel Architectures and Compilation Techniques , 2003 , pp. 244 -- 255 . E. Perelman, G. Hamerly, and B. Calder, \"Picking Statistically Valid and Early Simulation Points,\" International Conference on Parallel Architectures and Compilation Techniques, 2003, pp. 244--255.","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_9_1","volume-title":"University of Gent","author":"Eeckhout L.","year":"2002","unstructured":"L. Eeckhout , \"Accurate Statistical Workload Modeling,\" Ph D Thesis : University of Gent , 2002 . L. Eeckhout, \"Accurate Statistical Workload Modeling,\" PhD Thesis: University of Gent, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/645988.674176"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339656"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1026431920605"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192730"},{"key":"e_1_3_2_1_14_1","first-page":"21","article-title":"The Inhibition of Potential Parallelism by Conditional Jumps","author":"Riseman E.","year":"1972","unstructured":"E. Riseman and C. Foster , \" The Inhibition of Potential Parallelism by Conditional Jumps ,\" IEEE Trans. on Computer Architectures , vol. C -- 21 , 1972 , pp. 1405--1411. E. Riseman and C. Foster, \"The Inhibition of Potential Parallelism by Conditional Jumps,\" IEEE Trans. on Computer Architectures, vol. C--21, 1972, pp. 1405--1411.","journal-title":"IEEE Trans. on Computer Architectures"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/827263.828257"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006729"},{"key":"e_1_3_2_1_18_1","unstructured":"\"Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X \" July 2002.  \"Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X \" July 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_1_20_1","volume-title":"Statistical Analysis","author":"Kachigan S.","year":"1986","unstructured":"S. Kachigan , Statistical Analysis . New York : Radius Press , 1986 . S. Kachigan, Statistical Analysis. New York: Radius Press, 1986."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"},{"key":"e_1_3_2_1_23_1","volume-title":"Computer Architecture: Pipelined and Parallel Processor Design: Jones and Bartlett Publishers","author":"Flynn M. J.","year":"1995","unstructured":"M. J. Flynn , Computer Architecture: Pipelined and Parallel Processor Design: Jones and Bartlett Publishers , 1995 . M. J. Flynn, Computer Architecture: Pipelined and Parallel Processor Design: Jones and Bartlett Publishers, 1995."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620789"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250712","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:19Z","timestamp":1750243939000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250712"}},"subtitle":["an analytical approach"],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":26,"alternative-id":["10.1145\/1250662.1250712","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250712","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250712","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}