{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:35Z","timestamp":1772163935101,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250720","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"470-481","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":87,"title":["Configurable isolation"],"prefix":"10.1145","author":[{"given":"Nidhi","family":"Aggarwal","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parthasarathy","family":"Ranganathan","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume":"2","author":"Albonesi","year":"2000","unstructured":"Albonesi , D.H. Selective Cache Ways: On-Demand Cache Resource Allocation. Journal of Instruction-Level Parallelism , Vol. 2 , 2000 . Albonesi, D.H. Selective Cache Ways: On-Demand Cache Resource Allocation. Journal of Instruction-Level Parallelism, Vol. 2, 2000.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"issue":"1","key":"e_1_3_2_1_3_1","first-page":"84","volume":"4","author":"Bartlett W.","year":"1998","unstructured":"Bartlett , W. and Ball , B. Tandem's Approach to Fault Tolerance. Tandem Systems Rev. , vol. 4 , no. 1 , Feb. 1998 , pp. 84 -- 95 . Bartlett, W. and Ball, B. Tandem's Approach to Fault Tolerance. Tandem Systems Rev., vol. 4, no. 1, Feb. 1998, pp. 84--95.","journal-title":"Fault Tolerance. Tandem Systems Rev."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009721"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/225535.225538"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"e_1_3_2_1_9_1","unstructured":"Dell T.J. A White paper on the benefit of chipkill-correct ECC for PC Server Main Memory IBM white paper http:\/\/www-03.ibm.com\/servers\/eserver\/pseries\/campaigns\/chipkill.pdf.  Dell T.J. A White paper on the benefit of chipkill-correct ECC for PC Server Main Memory IBM white paper http:\/\/www-03.ibm.com\/servers\/eserver\/pseries\/campaigns\/chipkill.pdf."},{"key":"e_1_3_2_1_10_1","unstructured":"Eagle Rock Alliance Ltd. Online survey results: 2001 cost of downtime. http:\/\/contingencyplanningresearch.com\/2001.Survey.pdf Aug. 2001.  Eagle Rock Alliance Ltd. Online survey results: 2001 cost of downtime. http:\/\/contingencyplanningresearch.com\/2001.Survey.pdf Aug. 2001."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0519"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.122"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of The Workshop on Silicon Errors in Logic-System Effects (SELSE)","author":"Gold B. T.","year":"2006","unstructured":"Gold , B. T. , Smolens , J. C. , Falsafi , B. and Hoe , J. C . The Granularity of Soft-Error Containment in Shared Memory Multiprocessors , Proceedings of The Workshop on Silicon Errors in Logic-System Effects (SELSE) , 2006 . Gold, B. T., Smolens, J. C., Falsafi, B. and Hoe, J. C. The Granularity of Soft-Error Containment in Shared Memory Multiprocessors, Proceedings of The Workshop on Silicon Errors in Logic-System Effects (SELSE), 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.781631"},{"key":"e_1_3_2_1_16_1","volume-title":"R. Exploring Core Salvage Techniques for Multi-core Architectures. Workshop on High Performance Computing Reliability Issues","author":"Joseph","year":"2005","unstructured":"Joseph , R. Exploring Core Salvage Techniques for Multi-core Architectures. Workshop on High Performance Computing Reliability Issues , 2005 . Joseph, R. Exploring Core Salvage Techniques for Multi-core Architectures. Workshop on High Performance Computing Reliability Issues, 2005."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545227"},{"key":"e_1_3_2_1_18_1","volume-title":"HPCA","author":"Nakano J.","year":"2006","unstructured":"Nakano , J. et al. ReViveI\/O: Efficient handling of I\/O in highly-available rollback-recovery servers . In HPCA , 2006 . Nakano, J. et al. ReViveI\/O: Efficient handling of I\/O in highly-available rollback-recovery servers. In HPCA, 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.62"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564027"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 29th International Symposium on Fault-Tolerant Computing","author":"Rotenberg E. AR-SMT","year":"1999","unstructured":"Rotenberg , E. AR-SMT : A microarchitectural approach to fault tolerance in microprocessors . In Proceedings of the 29th International Symposium on Fault-Tolerant Computing , June 1999 . Rotenberg, E. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the 29th International Symposium on Fault-Tolerant Computing, June 1999."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"},{"key":"e_1_3_2_1_25_1","volume-title":"Exploiting Microarchitectural Redundancy for Defect Tolerance. The 21st International Conference on Computer Design (ICCD)","author":"Shivakumar P.","year":"2003","unstructured":"Shivakumar , P. Keckler , S. W. , Moore , C. R. , and Burger , D . Exploiting Microarchitectural Redundancy for Defect Tolerance. The 21st International Conference on Computer Design (ICCD) , October , 2003 . Shivakumar, P. Keckler, S. W., Moore, C. R., and Burger, D. Exploiting Microarchitectural Redundancy for Defect Tolerance. The 21st International Conference on Computer Design (ICCD), October, 2003."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545229"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009733"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006725"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545226"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_35_1","unstructured":"SPEC Benchmark Suite. http:\/\/www.spec.org and http:\/\/www.spec.org\/cpu\/analysis\/memory\/  SPEC Benchmark Suite. http:\/\/www.spec.org and http:\/\/www.spec.org\/cpu\/analysis\/memory\/"},{"key":"e_1_3_2_1_36_1","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/  International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Falcon A. Faraboschi P. and Ortega D. Combining Simulation and Virtualization through Dynamic Sampling. ISPASS-2007.  Falcon A. Faraboschi P. and Ortega D. Combining Simulation and Virtualization through Dynamic Sampling. ISPASS-2007.","DOI":"10.1109\/ISPASS.2007.363738"},{"key":"e_1_3_2_1_38_1","unstructured":"Foxton Technology http:\/\/www.intel.com\/technology\/magazine\/computing\/foxton-technology-0905.htm  Foxton Technology http:\/\/www.intel.com\/technology\/magazine\/computing\/foxton-technology-0905.htm"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250720","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:19Z","timestamp":1750243939000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250720"}},"subtitle":["building high availability systems with commodity multi-core processors"],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":41,"alternative-id":["10.1145\/1250662.1250720","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250720","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250720","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}