{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:32Z","timestamp":1772163992139,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T00:00:00Z","timestamp":1181347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,9]]},"DOI":"10.1145\/1250662.1250726","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"516-527","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":81,"title":["Dynamic prediction of architectural vulnerability from microarchitectural state"],"prefix":"10.1145","author":[{"given":"Kristen R.","family":"Walcott","sequence":"first","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}]},{"given":"Greg","family":"Humphreys","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}]},{"given":"Sudhanva","family":"Gurumurthi","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}]}],"member":"320","published-online":{"date-parts":[[2007,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"e_1_3_2_1_3_1","unstructured":"D. Burger and T. Austin. The SimpleScalar Toolset Version 3.0. http:\/\/www.simplescalar.com.  D. Burger and T. Austin. The SimpleScalar Toolset Version 3.0. http:\/\/www.simplescalar.com."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943853"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674311"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.18"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279376"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152174"},{"key":"e_1_3_2_1_12_1","volume-title":"Springer","author":"Jolliffe I.","year":"2002","unstructured":"I. Jolliffe . Principal Component Analysis . Springer , 2002 . I. Jolliffe. Principal Component Analysis. Springer, 2002."},{"key":"e_1_3_2_1_13_1","first-page":"212","volume-title":"Proceedings of the International Conference on High Performance Computer Architecture (HPCA)","author":"Kumar S.","year":"2006","unstructured":"S. Kumar and A. Aggarwal . Reduced Resource Redundancy for Concurrent Error Detection Techniques in High Performance Microprocessors . In Proceedings of the International Conference on High Performance Computer Architecture (HPCA) , pages 212 -- 221 , February 2006 . S. Kumar and A. Aggarwal. Reduced Resource Redundancy for Concurrent Error Detection Techniques in High Performance Microprocessors. In Proceedings of the International Conference on High Performance Computer Architecture (HPCA), pages 212--221, February 2006."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the Workshop on the System Effects of Logic Soft Errors (SELSE)","author":"Madan N.","year":"2006","unstructured":"N. Madan and R. Balasubramonian . A First-Order Analysis of Power Overheads of Redundant Multi-Threading . In Proceedings of the Workshop on the System Effects of Logic Soft Errors (SELSE) , April 2006 . N. Madan and R. Balasubramonian. A First-Order Analysis of Power Overheads of Redundant Multi-Threading. In Proceedings of the Workshop on the System Effects of Logic Soft Errors (SELSE), April 2006."},{"key":"e_1_3_2_1_15_1","first-page":"99","volume-title":"Detailed Design and Evaluation of Redundant Multithreading Alternatives. In International Symposium on Computer Architecture (ISCA)","author":"Mukherjee S.","year":"2002","unstructured":"S. Mukherjee , M. Kontz , and S. Reinhardt . Detailed Design and Evaluation of Redundant Multithreading Alternatives. In International Symposium on Computer Architecture (ISCA) , pages 99 -- 110 , May 2002 . S. Mukherjee, M. Kontz, and S. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. In International Symposium on Computer Architecture (ISCA), pages 99--110, May 2002."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_3_2_1_17_1","unstructured":"Multiple SimPoints. http:\/\/www.cse.ucsd.edu\/~calder\/simpoint\/multiplestandardsimpoints.htm.  Multiple SimPoints. http:\/\/www.cse.ucsd.edu\/~calder\/simpoint\/multiplestandardsimpoints.htm."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006732"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168870"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.20"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168869"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"e_1_3_2_1_25_1","first-page":"84","volume-title":"proceedings of the International Symposium on Fault-Tolerant Computing (FTCS)","author":"Rotenberg E.","year":"1999","unstructured":"E. Rotenberg . AR-SMT : A Microarchitectural Approach to Fault Tolerance in Microprocessors . In proceedings of the International Symposium on Fault-Tolerant Computing (FTCS) , pages 84 -- 91 , June 1999 . E. Rotenberg. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In proceedings of the International Symposium on Fault-Tolerant Computing (FTCS), pages 84--91, June 1999."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283900.1283902"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024420"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"},{"key":"e_1_3_2_1_32_1","volume-title":"CPU2000","author":"SPEC","year":"2000","unstructured":"SPEC CPU2000 . http:\/\/www.spec.org\/cpu 2000 \/. SPEC CPU2000. http:\/\/www.spec.org\/cpu2000\/."},{"key":"e_1_3_2_1_33_1","first-page":"87","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)","author":"Vijaykumar T.","year":"2002","unstructured":"T. Vijaykumar , I. Pomeranz , and K. Cheng . Transient-Fault Recovery via Simultaneous Multithreading . In Proceedings of the International Symposium on Computer Architecture (ISCA) , pages 87 -- 98 , May 2002 . T. Vijaykumar, I. Pomeranz, and K. Cheng. Transient-Fault Recovery via Simultaneous Multithreading. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 87--98, May 2002."},{"key":"e_1_3_2_1_34_1","volume-title":"Tandem Division","author":"Wood A.","unstructured":"A. Wood . Data integrity concepts, features, and technology. White Paper , Tandem Division , Compaq Computer Corporation . A. Wood. Data integrity concepts, features, and technology. White Paper, Tandem Division, Compaq Computer Corporation."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"}],"event":{"name":"SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures","location":"San Diego California USA","acronym":"SPAA07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 34th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250726","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250662.1250726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:19Z","timestamp":1750243939000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250662.1250726"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,9]]},"references-count":35,"alternative-id":["10.1145\/1250662.1250726","10.1145\/1250662"],"URL":"https:\/\/doi.org\/10.1145\/1250662.1250726","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273440.1250726","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,9]]},"assertion":[{"value":"2007-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}