{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:11Z","timestamp":1763467811874,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2007,6,1]],"date-time":"2007-06-01T00:00:00Z","timestamp":1180656000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2007,6]]},"abstract":"<jats:p>Temperature has become an important constraint in high-performance processors, especially multicores. Thread migration will be essential to exploit the full potential of future thermally constrained multicores. We propose and study a thread migration method that maximizes performance under a temperature constraint, while minimizing the number of migrations and ensuring fairness between threads. We show that thread migration brings important performance gains and that it is most effective during the first tens of seconds following a decrease of the number of running threads.<\/jats:p>","DOI":"10.1145\/1250727.1250729","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T13:44:55Z","timestamp":1189777495000},"page":"9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["A study of thread migration in temperature-constrained multicores"],"prefix":"10.1145","volume":"4","author":[{"given":"Pierre","family":"Michaud","sequence":"first","affiliation":[{"name":"IRISA\/INRIA, Rennes Cedex, France"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA, Rennes Cedex, France"}]},{"given":"Damien","family":"Fetis","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA, Rennes Cedex, France"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}]},{"given":"Theofanis","family":"Constantinou","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}]}],"member":"320","published-online":{"date-parts":[[2007,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ATMI. http:\/\/www.irisa.fr\/caps\/projects\/ATMI\/.  ATMI. http:\/\/www.irisa.fr\/caps\/projects\/ATMI\/."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996749"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"volume-title":"Proceedings of the 31st Annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Eden A.","key":"e_1_2_1_4_1","unstructured":"Eden , A. and Mudge , T . 1998. The YAGS branch prediction scheme . In Proceedings of the 31st Annual IEEE\/ACM International Symposium on Microarchitecture. Eden, A. and Mudge, T. 1998. The YAGS branch prediction scheme. In Proceedings of the 31st Annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088188"},{"key":"e_1_2_1_6_1","first-page":"1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"5","author":"Gunther S.","year":"2001","unstructured":"Gunther , S. , Binns , F. , Carmean , D. , and Hall , J. 2001 . Managing the impact of increasing microprocessor power consumption . Intel Technology Journal 5 , 1 (Feb.). Gunther, S., Binns, F., Carmean, D., and Hall, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal 5, 1 (Feb.).","journal-title":"Intel Technology Journal"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.16"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"e_1_2_1_9_1","unstructured":"Intel. 2004. Intel Pentium 4 processor on 90nm process thermal and mechanical design guidelines. Document 300564.  Intel. 2004. Intel Pentium 4 processor on 90nm process thermal and mechanical design guidelines. Document 300564."},{"key":"e_1_2_1_10_1","unstructured":"ITRS. 2004. International technology roadmap for semiconductors. http:\/\/www.itrs.net.  ITRS. 2004. International technology roadmap for semiconductors. http:\/\/www.itrs.net."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.33"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013254"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design.","author":"Lim C.","key":"e_1_2_1_14_1","unstructured":"Lim , C. , Daasch , W. , and Cai , G . 2002. A thermal-aware superscalar microprocessor . In Proceedings of the International Symposium on Quality Electronic Design. Lim, C., Daasch, W., and Cai, G. 2002. A thermal-aware superscalar microprocessor. In Proceedings of the International Symposium on Quality Electronic Design."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_16_1","volume-title":"Tech. Rep. PI-1822, IRISA. Also published as INRIA report RR-6006.","author":"Michaud P.","year":"2006","unstructured":"Michaud , P. and Sazeides , Y . 2006 . Scheduling issues on thermally constrained processors. Tech. Rep. PI-1822, IRISA. Also published as INRIA report RR-6006. Michaud, P. and Sazeides, Y. 2006. Scheduling issues on thermally constrained processors. Tech. Rep. PI-1822, IRISA. Also published as INRIA report RR-6006."},{"key":"e_1_2_1_17_1","volume-title":"Tech. Rep. PI-1760, IRISA. Also published as INRIA report RR-5744.","author":"Michaud P.","year":"2005","unstructured":"Michaud , P. , Sazeides , Y. , Seznec , A. , Constantinou , T. , and Fetis , D . 2005 . An analytical model of temperature in microprocessors. Tech. Rep. PI-1760, IRISA. Also published as INRIA report RR-5744. Michaud, P., Sazeides, Y., Seznec, A., Constantinou, T., and Fetis, D. 2005. An analytical model of temperature in microprocessors. Tech. Rep. PI-1760, IRISA. Also published as INRIA report RR-5744."},{"volume-title":"Proceedings of the First Workshop on Temperature-Aware Computer Systems.","author":"Moore J.","key":"e_1_2_1_18_1","unstructured":"Moore , J. , Sharma , R. , Shih , R. , Chase , J. , Patel , C. , and Ranganathan , P . 2004. Going beyond CPUs: The potential for temperature-aware data centers . In Proceedings of the First Workshop on Temperature-Aware Computer Systems. Moore, J., Sharma, R., Shih, R., Chase, J., Patel, C., and Ranganathan, P. 2004. Going beyond CPUs: The potential for temperature-aware data centers. In Proceedings of the First Workshop on Temperature-Aware Computer Systems."},{"volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers.","author":"Naffziger S.","key":"e_1_2_1_19_1","unstructured":"Naffziger , S. , Stackhouse , B. , and Grutkowski , T . 2005. The implementation of a 2-core multi-threaded Itanium-family processor . In IEEE International Solid-State Circuits Conference Digest of Technical Papers. Naffziger, S., Stackhouse, B., and Grutkowski, T. 2005. The implementation of a 2-core multi-threaded Itanium-family processor. In IEEE International Solid-State Circuits Conference Digest of Technical Papers."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"volume-title":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference.","author":"Pham D.","key":"e_1_2_1_21_1","unstructured":"Pham , D. , Behnen , E. , Bolliger , M. , Hofstee , H. P. , Johns , C. , Kahle , J. , Kameyama , A. , Keaty , J. , Le , B. , Masubuchi , Y. , Posluszny , S. , Riley , M. , Suzuoki , M. , Wang , M. , Warnock , J. , Weitzel , S. , Wendel , D. , and Yazawa , K . 2005. The design methodology and implementation of a first-generation CELL processor: A multi-core SoC . In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Pham, D., Behnen, E., Bolliger, M., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Le, B., Masubuchi, Y., Posluszny, S., Riley, M., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2005. The design methodology and implementation of a first-generation CELL processor: A multi-core SoC. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference."},{"volume-title":"EEE International Solid-State Circuits Conference Digest of Technical Papers.","author":"Poirier C.","key":"e_1_2_1_22_1","unstructured":"Poirier , C. , McGowen , R. , Bostak , C. , and Naffziger , S . 2005. Power and temperature control on a 90nm Itanium-family processor . In EEE International Solid-State Circuits Conference Digest of Technical Papers. Poirier, C., McGowen, R., Bostak, C., and Naffziger, S. 2005. Power and temperature control on a 90nm Itanium-family processor. In EEE International Solid-State Circuits Conference Digest of Technical Papers."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"volume-title":"Proceedings of the 2nd Workshop on Feedback-Directed Optimization.","author":"Rohou E.","key":"e_1_2_1_24_1","unstructured":"Rohou , E. and Smith , M . 1999. Dynamically managing processor temperature and power . In Proceedings of the 2nd Workshop on Feedback-Directed Optimization. Rohou, E. and Smith, M. 1999. Dynamically managing processor temperature and power. In Proceedings of the 2nd Workshop on Feedback-Directed Optimization."},{"volume-title":"First Workshop on Temperature-Aware Computer Systems.","author":"Rotem E.","key":"e_1_2_1_25_1","unstructured":"Rotem , E. , Naveh , A. , Moffie , M. , and Mendelson , A . 2004. Analysis of thermal monitor features of the Intel Pentium M processor . In First Workshop on Temperature-Aware Computer Systems. Rotem, E., Naveh, A., Moffie, M., and Mendelson, A. 2004. Analysis of thermal monitor features of the Intel Pentium M processor. In First Workshop on Temperature-Aware Computer Systems."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0901.06"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148900"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.93"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"volume-title":"Proceedings of the 4th Annual Workshop on Duplicating, Deconstructing, and Debunking.","author":"Srinivasan J.","key":"e_1_2_1_30_1","unstructured":"Srinivasan , J. and Adve , S . 2005. The importance of heat-sink modeling for DTM . In Proceedings of the 4th Annual Workshop on Duplicating, Deconstructing, and Debunking. Srinivasan, J. and Adve, S. 2005. The importance of heat-sink modeling for DTM. In Proceedings of the 4th Annual Workshop on Duplicating, Deconstructing, and Debunking."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250727.1250729","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1250727.1250729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:52:19Z","timestamp":1750258339000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1250727.1250729"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,6]]}},"alternative-id":["10.1145\/1250727.1250729"],"URL":"https:\/\/doi.org\/10.1145\/1250727.1250729","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2007,6]]},"assertion":[{"value":"2007-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}