{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:31Z","timestamp":1772163991888,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,13]],"date-time":"2007-06-13T00:00:00Z","timestamp":1181692800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,13]]},"DOI":"10.1145\/1254766.1254779","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"83-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems"],"prefix":"10.1145","author":[{"given":"Richard Vincent","family":"Bennett","sequence":"first","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alastair Colin","family":"Murray","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Franke","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nigel","family":"Topham","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ARChitect product brief","author":"International ARC","year":"2007","unstructured":"ARC International . ARChitect product brief , 2007 . ARC International. ARChitect product brief, 2007."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131646"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 14th International Conference on Application-specific Systems, Architectures and Processors","author":"Peymandoust Armita","year":"2003","unstructured":"Armita Peymandoust , Laura Pozzi , Paolo Ienne , and Giovanni De Micheli . Automatic instruction set extension and utilisation for embedded processors . In Proceedings of the 14th International Conference on Application-specific Systems, Architectures and Processors , The Hague, The Netherlands. , 2003 . Armita Peymandoust, Laura Pozzi, Paolo Ienne, and Giovanni De Micheli. Automatic instruction set extension and utilisation for embedded processors. In Proceedings of the 14th International Conference on Application-specific Systems, Architectures and Processors, The Hague, The Netherlands., 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878345"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084880"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147027"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"e_1_3_2_1_9_1","volume-title":"Design & Elektronik","author":"Hohenauer M.","year":"2004","unstructured":"M. Hohenauer , H. Scharwaechter , K. Karuri , O. Wahlen , T. Kogel , R. Leupers , G. Ascheid , and H. Meyr . Compiler-in-loop architecture exploration for efficient application specific embedded processor design . In Design & Elektronik , Munich, Germany , WEKA Verlag , 2004 . M. Hohenauer, H. Scharwaechter, K. Karuri, O. Wahlen, T. Kogel, R. Leupers, G. Ascheid, and H. Meyr. Compiler-in-loop architecture exploration for efficient application specific embedded processor design. In Design & Elektronik, Munich, Germany, WEKA Verlag, 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022167611720"},{"key":"e_1_3_2_1_11_1","unstructured":"ACE CoSy Website - http:\/\/www.ace.nl\/compiler\/cosy.html.  ACE CoSy Website - http:\/\/www.ace.nl\/compiler\/cosy.html."},{"key":"e_1_3_2_1_12_1","unstructured":"CoWare LISATek Datasheet -http:\/\/www.coware.com\/PDF\/products\/LISATek.pdf.  CoWare LISATek Datasheet -http:\/\/www.coware.com\/PDF\/products\/LISATek.pdf."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/968881.969346"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176791"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1162618.1162622"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500036"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/876880.879529"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/557517.846858"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-2829-8","volume-title":"Source Code Optimization Techniques for Data Flow Dominated Embedded Software","author":"Falk Heiko","year":"2004","unstructured":"Heiko Falk and Peter Marwedel . Source Code Optimization Techniques for Data Flow Dominated Embedded Software . Kluwer Academic Publishers , Dordrecht, The Netherlands, 2004 . Heiko Falk and Peter Marwedel. Source Code Optimization Techniques for Data Flow Dominated Embedded Software. Kluwer Academic Publishers, Dordrecht, The Netherlands, 2004."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/643470.643472"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1255787"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943849"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45213-3_27"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1144366.1144369"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065910.1065922"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.37"},{"key":"e_1_3_2_1_27_1","volume-title":"Codesign - Computer-Aided Software\/Hardware Engineering","author":"Rozenblit Jerzy","year":"1995","unstructured":"Jerzy Rozenblit and Klaus Buchenrieder . Codesign - Computer-Aided Software\/Hardware Engineering . IEEE Press , New York , 1995 . Jerzy Rozenblit and Klaus Buchenrieder. Codesign - Computer-Aided Software\/Hardware Engineering. IEEE Press, New York, 1995."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"},{"key":"e_1_3_2_1_29_1","unstructured":"SNU-RT Real-Time Benchmarks -http:\/\/archi.snu.ac.kr\/realtime\/benchmark\/.  SNU-RT Real-Time Benchmarks -http:\/\/archi.snu.ac.kr\/realtime\/benchmark\/."},{"key":"e_1_3_2_1_30_1","unstructured":"Corinna G. Lee. UTDSP Benchmarks -http:\/\/www.eecg.toronto.edu\/ corinna\/DSP\/infrastructure\/UTDSP.html 1998.  Corinna G. Lee. UTDSP Benchmarks -http:\/\/www.eecg.toronto.edu\/ corinna\/DSP\/infrastructure\/UTDSP.html 1998."},{"key":"e_1_3_2_1_31_1","volume-title":"The XPRES compiler: Triple-threat solution to code performance challenges","author":"Tensilica Inc.","year":"2005","unstructured":"Tensilica Inc. The XPRES compiler: Triple-threat solution to code performance challenges . Tensilica Inc Whitepaper , 2005 . Tensilica Inc. The XPRES compiler: Triple-threat solution to code performance challenges. Tensilica Inc Whitepaper, 2005."}],"event":{"name":"LCTES 07: ACM SIGBED-SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems","location":"San Diego California USA","acronym":"LCTES 07","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2007 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254779","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1254766.1254779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:48Z","timestamp":1750243668000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254779"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,13]]},"references-count":31,"alternative-id":["10.1145\/1254766.1254779","10.1145\/1254766"],"URL":"https:\/\/doi.org\/10.1145\/1254766.1254779","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273444.1254779","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,13]]},"assertion":[{"value":"2007-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}