{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:20:41Z","timestamp":1775053241221,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,13]],"date-time":"2007-06-13T00:00:00Z","timestamp":1181692800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,13]]},"DOI":"10.1145\/1254766.1254783","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"113-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Tetris"],"prefix":"10.1145","author":[{"given":"Weifeng","family":"Xu","sequence":"first","affiliation":[{"name":"UMass Amherst, Amherst, MA"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[{"name":"UMass Amherst, Amherst, MA"}]}],"member":"320","published-online":{"date-parts":[[2007,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"243","volume-title":"IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism","author":"Berson D. A.","year":"1993","unstructured":"D. A. Berson , R. Gupta , and M. L. Soffa . URSA: A Unified ReSource Allocator for Registers and Functional Units in VLIW Architectures . In IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism , pages 243 -- 254 , Jan. 1993 . D. A. Berson, R. Gupta, and M. L. Soffa. URSA: A Unified ReSource Allocator for Registers and Functional Units in VLIW Architectures. In IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, pages 243--254, Jan. 1993."},{"key":"e_1_3_2_1_2_1","first-page":"247","volume-title":"Integrated Instruction Scheduling and Register Allocation Techniques. In International Workshop on Languages and Compilers for Parallel Computing","author":"Berson D. A.","year":"1998","unstructured":"D. A. Berson , R. Gupta , and M. L. Soffa . Integrated Instruction Scheduling and Register Allocation Techniques. In International Workshop on Languages and Compilers for Parallel Computing , pages 247 -- 262 , Aug. 1998 . D. A. Berson, R. Gupta, and M. L. Soffa. Integrated Instruction Scheduling and Register Allocation Techniques. In International Workshop on Languages and Compilers for Parallel Computing, pages 247--262, Aug. 1998."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/73141.74843"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"e_1_3_2_1_6_1","first-page":"32","volume-title":"An Infrastructure for Research in Instruction Level Parallelism. In International Workshop on Languages and Compilers for High Performance Computing","author":"Chakrapani L. N.","year":"2004","unstructured":"L. N. Chakrapani , J. Gyllenhaal , W. W. Hwu , S. A. Mahlke , K. V. Palem , and R. M. Rabbah . Trimaran , An Infrastructure for Research in Instruction Level Parallelism. In International Workshop on Languages and Compilers for High Performance Computing , pages 32 -- 41 , Sept. 2004 . L. N. Chakrapani, J. Gyllenhaal, W. W. Hwu, S. A. Mahlke, K. V. Palem, and R. M. Rabbah. Trimaran, An Infrastructure for Research in Instruction Level Parallelism. In International Workshop on Languages and Compilers for High Performance Computing, pages 32--41, Sept. 2004."},{"key":"e_1_3_2_1_7_1","volume-title":"Introduction to Algorithms","author":"Cormen T. H.","year":"1990","unstructured":"T. H. Cormen , C. E. Leiserson , and R. L. Rivest . Introduction to Algorithms . McGraw-Hill Book Company , 1990 . T. H. Cormen, C. E. Leiserson, and R. L. Rivest. Introduction to Algorithms. McGraw-Hill Book Company, 1990."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.2307\/1969503"},{"key":"e_1_3_2_1_9_1","unstructured":"Freescale Semiconductor Inc. MSC8101 Reference Manual 2005.  Freescale Semiconductor Inc. MSC8101 Reference Manual 2005."},{"key":"e_1_3_2_1_10_1","first-page":"146","volume-title":"Phase Ordering of Register Allocation and Instruction Scheduling. In International Workshop on Code Generation","author":"Freudenberger S.M.","year":"1991","unstructured":"S.M. Freudenberger and J. C. Ruttenberg . Phase Ordering of Register Allocation and Instruction Scheduling. In International Workshop on Code Generation , pages 146 -- 172 , May 1991 . S.M. Freudenberger and J. C. Ruttenberg. Phase Ordering of Register Allocation and Instruction Scheduling. In International Workshop on Code Generation, pages 146--172, May 1991."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1159750"},{"key":"e_1_3_2_1_14_1","first-page":"330","volume-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In International Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith . MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In International Symposium on Microarchitecture , pages 330 -- 335 , June 1997 . C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In International Symposium on Microarchitecture, pages 330--335, June 1997."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169839"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155114"},{"key":"e_1_3_2_1_17_1","unstructured":"Texas Instruments Inc. TMS320C6000 CPU and Instruction Set Reference Guide 2000.  Texas Instruments Inc. TMS320C6000 CPU and Instruction Set Reference Guide 2000."},{"key":"e_1_3_2_1_18_1","first-page":"213","volume-title":"Touati. Register Saturation in Superscalar and VLIWCodes. In International Conference on Compiler Construction","author":"A.","year":"2001","unstructured":"S.-A.- A. Touati. Register Saturation in Superscalar and VLIWCodes. In International Conference on Compiler Construction , pages 213 -- 228 , Apr. 2001 . S.-A.-A. Touati. Register Saturation in Superscalar and VLIWCodes. In International Conference on Compiler Construction, pages 213--228, Apr. 2001."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-6466-x"},{"key":"e_1_3_2_1_20_1","unstructured":"Transmeta Inc. Transmeta Efficeon TM8820 Processor 2005.  Transmeta Inc. Transmeta Efficeon TM8820 Processor 2005."}],"event":{"name":"LCTES 07: ACM SIGBED-SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems","location":"San Diego California USA","acronym":"LCTES 07","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2007 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254783","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1254766.1254783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:48Z","timestamp":1750243668000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254783"}},"subtitle":["a new register pressure control technique for VLIW processors"],"short-title":[],"issued":{"date-parts":[[2007,6,13]]},"references-count":18,"alternative-id":["10.1145\/1254766.1254783","10.1145\/1254766"],"URL":"https:\/\/doi.org\/10.1145\/1254766.1254783","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273444.1254783","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,13]]},"assertion":[{"value":"2007-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}