{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:14Z","timestamp":1772163914308,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,13]],"date-time":"2007-06-13T00:00:00Z","timestamp":1181692800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,13]]},"DOI":"10.1145\/1254766.1254800","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"165-174","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Addressing instruction fetch bottlenecks by using an instruction register file"],"prefix":"10.1145","author":[{"given":"Stephen Roderick","family":"Hines","sequence":"first","affiliation":[{"name":"Florida State University, Tallahassee, FL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gary","family":"Tyson","sequence":"additional","affiliation":[{"name":"Florida State University, Tallahassee, FL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Whalley","sequence":"additional","affiliation":[{"name":"Florida State University, Tallahassee, FL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822801"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383088"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566474"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/846215.846803"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902264"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54023"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301655"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/349214.349233"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.707617"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/502874.502886"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950163"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.32"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.27"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176768"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the 35th annual ACM\/IEEE International Symposium on Microarchitecture","author":"KIM N. S.","year":"2002","unstructured":"KIM , N. S. , FLAUTNER , K. , BLAAUW , D. , AND MUDGE , T. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction . In Proceedings of the 35th annual ACM\/IEEE International Symposium on Microarchitecture ( Los Alamitos, CA, USA , 2002 ), IEEE Computer Society Press, pp. 219--230. KIM, N. S., FLAUTNER, K., BLAAUW, D., AND MUDGE, T. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In Proceedings of the 35th annual ACM\/IEEE International Symposium on Microarchitecture (Los Alamitos, CA, USA, 2002), IEEE Computer Society Press, pp. 219--230."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951724"},{"key":"e_1_3_2_1_23_1","volume-title":"MICRO 30: Proceedings of the 30th annual ACM\/IEEE International Symposium on Microarchitecture","author":"LEE C.","year":"1997","unstructured":"LEE , C. , POTKONJAK , M. , AND MANGIONE-SMITH , W. H. MediaBench : A tool for evaluating and synthesizing multimedia and communicatons systems . In MICRO 30: Proceedings of the 30th annual ACM\/IEEE International Symposium on Microarchitecture ( Washington, DC, USA , 1997 ), IEEE Computer Society, pp. 330--335. LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. H. MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems. In MICRO 30: Proceedings of the 30th annual ACM\/IEEE International Symposium on Microarchitecture (Washington, DC, USA, 1997), IEEE Computer Society, pp. 330--335."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266819"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"key":"e_1_3_2_1_29_1","first-page":"1","volume":"9","author":"MONTANARO J.","year":"1997","unstructured":"MONTANARO , J. , WITEK , R. T. , ANNE , K. , BLACK , A. J. , COOPER , E. M. , DOBBERPUHL , D. W. , DONAHUE , P. M. , ENO , J. , HOEPPNER , G. W. , KRUCKEMYER , D. , LEE , T. H. , LIN , P. C. M., MADDEN , L. , MURRAY , D. , PEARCE , M. H. , SANTHANAM , S. , SNYDER , K. J. , STEPHANY , R. , AND THIERAUF , S. C. A 160-mhz, 32-b, 0. 5-W CMOS RISC microprocessor. Digital Tech. J. 9 , 1 ( 1997 ), 49--62. MONTANARO, J., WITEK, R. T., ANNE, K., BLACK, A. J., COOPER, E. M., DOBBERPUHL, D. W., DONAHUE, P. M. , ENO, J., HOEPPNER, G. W., KRUCKEMYER, D., LEE, T. H., LIN, P. C. M., MADDEN, L., MURRAY, D., PEARCE, M. H., SANTHANAM, S., SNYDER, K. J., STEPHANY, R., AND THIERAUF, S. C. A 160-mhz, 32-b, 0. 5-W CMOS RISC microprocessor. Digital Tech. J. 9, 1 (1997), 49--62.","journal-title":"Digital Tech. J."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859657"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.30"},{"key":"e_1_3_2_1_32_1","first-page":"530","volume-title":"Proceedings of the 2001 International Conference on ASIC (October","author":"TANG W.","year":"2001","unstructured":"TANG , W. , VEIDENBAUM , A. V. , AND GUPTA , R. Architectural adaptation for power and performance . In Proceedings of the 2001 International Conference on ASIC (October 2001 ), pp. 530 -- 534 . TANG, W., VEIDENBAUM, A. V., AND GUPTA, R. Architectural adaptation for power and performance. In Proceedings of the 2001 International Conference on ASIC (October 2001), pp. 530--534."},{"key":"e_1_3_2_1_33_1","volume-title":"The SPARC Architecture Manual","author":"WEAVER D.","year":"1994","unstructured":"WEAVER , D. , AND GERMOND , T. The SPARC Architecture Manual , 1994 . WEAVER, D., AND GERMOND, T. The SPARC Architecture Manual, 1994."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"}],"event":{"name":"LCTES 07: ACM SIGBED-SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems","location":"San Diego California USA","acronym":"LCTES 07","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2007 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254800","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1254766.1254800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:42Z","timestamp":1750243662000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254800"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,13]]},"references-count":32,"alternative-id":["10.1145\/1254766.1254800","10.1145\/1254766"],"URL":"https:\/\/doi.org\/10.1145\/1254766.1254800","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273444.1254800","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,13]]},"assertion":[{"value":"2007-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}