{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:32Z","timestamp":1772163992018,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,13]],"date-time":"2007-06-13T00:00:00Z","timestamp":1181692800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,13]]},"DOI":"10.1145\/1254766.1254801","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"175-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["WCET analysis of instruction caches with prefetching"],"prefix":"10.1145","author":[{"given":"Jun","family":"Yan","sequence":"first","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. of MICRO","author":"Luk C.","year":"1998","unstructured":"C. Luk and T. C. Mowry . Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors . In Proc. of MICRO , 1998 . C. Luk and T. C. Mowry. Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors. In Proc. of MICRO, 1998."},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. of the Dagstuhl Perspectives Workshop on Design of Systems with Predictable Behavior","author":"Berg C.","year":"2004","unstructured":"C. Berg , J. Engblom and R. Wilhelm . Requirements for and design of a processor with predictable timing . In Proc. of the Dagstuhl Perspectives Workshop on Design of Systems with Predictable Behavior , 2004 . C. Berg, J. Engblom and R. Wilhelm. Requirements for and design of a processor with predictable timing. In Proc. of the Dagstuhl Perspectives Workshop on Design of Systems with Predictable Behavior, 2004."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/827267.828941"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195524"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/147877.148093"},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. of MICRO","author":"Pierce J.","year":"1996","unstructured":"J. Pierce and T. Mudge . Wrong-path prefetching . In Proc. of MICRO , Dec. 1996 . J. Pierce and T. Mudge. Wrong-path prefetching. In Proc. of MICRO, Dec. 1996."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_11_1","first-page":"35","volume-title":"System Integration","author":"Simpson D.","year":"1989","unstructured":"D. Simpson . Real-time RISC . In System Integration , pp. 35 -- 38 , July 1989 . D. Simpson. Real-time RISC. In System Integration, pp. 35--38, July 1989."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(94)90017-5"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500011"},{"key":"e_1_3_2_1_15_1","unstructured":"Trimaran homepage http:\/\/www.trimaran.org.  Trimaran homepage http:\/\/www.trimaran.org."},{"key":"e_1_3_2_1_16_1","unstructured":"http:\/\/archi.snu.ac.kr\/realtime\/benchmark\/.  http:\/\/archi.snu.ac.kr\/realtime\/benchmark\/."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. of the 15th IEEE Real-Time Systems Symposium","author":"Lim S. S.","year":"1994","unstructured":"S. S. Lim , Y. H. Bae , G. T. Jang , B. D. Rhee , S. L. Min , C. Y. Park , H. Shin , K. Park , and C. S. Kim . An accurate worst case timing analysis technique for RISC processors . In Proc. of the 15th IEEE Real-Time Systems Symposium , 1994 . S. S. Lim, Y. H. Bae, G. T. Jang, B. D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. An accurate worst case timing analysis technique for RISC processors. In Proc. of the 15th IEEE Real-Time Systems Symposium, 1994."},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. of the 15th IEEE Real-Time Systems Symposium","author":"Liu J. C.","year":"1994","unstructured":"J. C. Liu and H. J. Lee . Deterministic upperbounds of the worst-case execution times of cached programs . In Proc. of the 15th IEEE Real-Time Systems Symposium , 1994 . J. C. Liu and H. J. Lee. Deterministic upperbounds of the worst-case execution times of cached programs. In Proc. of the 15th IEEE Real-Time Systems Symposium, 1994."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/827268.828947"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/11535409_81"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2006.32"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. of WCET","author":"Rochange C.","year":"2002","unstructured":"C. Rochange and P. Sainrat : Difficulties in computing the WCET for processors with speculative execution . In Proc. of WCET , 2002 . C. Rochange and P. Sainrat: Difficulties in computing the WCET for processors with speculative execution. In Proc. of WCET, 2002."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/647171.716098"}],"event":{"name":"LCTES 07: ACM SIGBED-SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems","location":"San Diego California USA","acronym":"LCTES 07","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2007 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254801","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1254766.1254801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:42Z","timestamp":1750243662000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254801"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,13]]},"references-count":24,"alternative-id":["10.1145\/1254766.1254801","10.1145\/1254766"],"URL":"https:\/\/doi.org\/10.1145\/1254766.1254801","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273444.1254801","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,13]]},"assertion":[{"value":"2007-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}