{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:31Z","timestamp":1772163991997,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,13]],"date-time":"2007-06-13T00:00:00Z","timestamp":1181692800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,13]]},"DOI":"10.1145\/1254766.1254808","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"227-236","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Optimizing software cache performance of packet processing applications"],"prefix":"10.1145","author":[{"given":"Qin","family":"Wang","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junpu","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihua","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binyu","family":"Zang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Product Brief -- Intel IXA SDK 4.3. http:\/\/download.intel.com\/design\/network\/ProdBrf\/30116605.pdf.  Product Brief -- Intel IXA SDK 4.3. http:\/\/download.intel.com\/design\/network\/ProdBrf\/30116605.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"Ageres PayloadPlus family of network processors. http:\/\/www.agere.com\/telecom\/network processors.html.  Ageres PayloadPlus family of network processors. http:\/\/www.agere.com\/telecom\/network processors.html."},{"key":"e_1_3_2_1_3_1","unstructured":"AMCCs nP7xxx series of network processors. http:\/\/www.mmcnetworks.com\/solutions\/.  AMCCs nP7xxx series of network processors. http:\/\/www.mmcnetworks.com\/solutions\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943831"},{"key":"e_1_3_2_1_6_1","first-page":"1421","volume-title":"INFOCOM (3)","author":"T.","year":"1999","unstructured":"T. cker Chiueh and P. Pradhan. High performance IP routing table lookup using CPU caching . In INFOCOM (3) , pages 1421 -- 1428 , 1999 . T. cker Chiueh and P. Pradhan. High performance IP routing table lookup using CPU caching. In INFOCOM (3), pages 1421--1428, 1999."},{"key":"e_1_3_2_1_7_1","unstructured":"CPort network processor family. http:\/\/www.windriver.com\/cgibin\/partnerships\/directory\/viewProd.cgi?id=1371.  CPort network processor family. http:\/\/www.windriver.com\/cgibin\/partnerships\/directory\/viewProd.cgi?id=1371."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065039"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178259"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1988.12930"},{"key":"e_1_3_2_1_12_1","volume-title":"The nesc language: A holistic approach to networked embedded systems","author":"Gay D.","year":"2003","unstructured":"D. Gay , P. Levis , R. von Behren , M. Welsh , E. Brewer , and D. Culler . The nesc language: A holistic approach to networked embedded systems , 2003 . D. Gay, P. Levis, R. von Behren, M. Welsh, E. Brewer, and D. Culler. The nesc language: A holistic approach to networked embedded systems, 2003."},{"key":"e_1_3_2_1_13_1","volume-title":"Efficient use of memory bandwidth to improve network processor throughput","author":"Hasan J.","year":"2003","unstructured":"J. Hasan , S. Chandra , and T. Vijaykumar . Efficient use of memory bandwidth to improve network processor throughput , 2003 . J. Hasan, S. Chandra, and T. Vijaykumar. Efficient use of memory bandwidth to improve network processor throughput, 2003."},{"key":"e_1_3_2_1_14_1","volume-title":"Communicating sequential processes","author":"Hoare C.","year":"1985","unstructured":"C. Hoare . Communicating sequential processes . In Prentice Hall International Series in Computer Science, 1985 . C. Hoare. Communicating sequential processes. In Prentice Hall International Series in Computer Science, 1985."},{"key":"e_1_3_2_1_15_1","unstructured":"IBM PowerNP network processors. http:\/\/www-3.ibm.com\/chips\/techlib\/techlib.nsf\/products\/IBM PowerNP NP4GS3.  IBM PowerNP network processors. http:\/\/www-3.ibm.com\/chips\/techlib\/techlib.nsf\/products\/IBM PowerNP NP4GS3."},{"key":"e_1_3_2_1_16_1","unstructured":"Intel Internet Exchange Architecture Software Development Kit 4.3. http:\/\/www.intel.com\/design\/network\/products\/npfamily\/sdk.htm.  Intel Internet Exchange Architecture Software Development Kit 4.3. http:\/\/www.intel.com\/design\/network\/products\/npfamily\/sdk.htm."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel IXP family of network processors. http:\/\/www.intel.com\/design\/network\/products\/npfamily\/index.htm.  Intel IXP family of network processors. http:\/\/www.intel.com\/design\/network\/products\/npfamily\/index.htm."},{"key":"e_1_3_2_1_18_1","unstructured":"Introduction to the Auto-Partitioning programming model. http:\/\/www.intel.com\/design\/network\/papers\/25411401.pdf.  Introduction to the Auto-Partitioning programming model. http:\/\/www.intel.com\/design\/network\/papers\/25411401.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"Intel C Compiler for Intel Network Processors -- Autopartitioning Mode User's Guide. http:\/\/www.intel.com.  Intel C Compiler for Intel Network Processors -- Autopartitioning Mode User's Guide. http:\/\/www.intel.com."},{"key":"e_1_3_2_1_20_1","volume-title":"Analysis of a memory architecture for fast packet buffers","author":"Iyer S.","year":"2001","unstructured":"S. Iyer , R. Kompella , and N. McKeown . Analysis of a memory architecture for fast packet buffers , 2001 . S. Iyer, R. Kompella, and N. McKeown. Analysis of a memory architecture for fast packet buffers, 2001."},{"key":"e_1_3_2_1_21_1","unstructured":"H. V. J. Mudigonda and R. Yavatkar. A Case for Data Caching in Network Processors. http:\/\/www.cs.utexas.edu\/users\/vin\/pub\/pdf\/mudigonda04case.pdf.  H. V. J. Mudigonda and R. Yavatkar. A Case for Data Caching in Network Processors. http:\/\/www.cs.utexas.edu\/users\/vin\/pub\/pdf\/mudigonda04case.pdf."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/0169-7552(90)90106-3"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065963"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_4"},{"key":"e_1_3_2_1_25_1","unstructured":"Y. Luo L. N. Bhuyan and X. Chen. Shared memory multiprocessor architectures for software ip routers.  Y. Luo L. N. Bhuyan and X. Chen. Shared memory multiprocessor architectures for software ip routers."},{"key":"e_1_3_2_1_26_1","article-title":"Ruiz-Sanchez andW","author":"E. B.","year":"2001","unstructured":"E. B. M. Ruiz-Sanchez andW . Dabbous. Survey and Taxonomy of IP Address Lookup Algorithms. IEEE Network Magazine , March 2001 . E. B. M. Ruiz-Sanchez andW. Dabbous. Survey and Taxonomy of IP Address Lookup Algorithms. IEEE Network Magazine, March 2001.","journal-title":"Dabbous. Survey and Taxonomy of IP Address Lookup Algorithms. IEEE Network Magazine"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.689677"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095892"},{"key":"e_1_3_2_1_29_1","unstructured":"Network Processing Forum. IPSec Forwarding Application-Level Benchmark. http:\/\/www.oiforum.com\/public\/documents\/IPSec Forward BM IA.pdf.  Network Processing Forum. IPSec Forwarding Application-Level Benchmark. http:\/\/www.oiforum.com\/public\/documents\/IPSec Forward BM IA.pdf."},{"key":"e_1_3_2_1_30_1","unstructured":"Network Processing Forum. IPv4 Forwarding Benchmark. http:\/\/www.oiforum.com\/public\/documents\/IPv4IARev.pdf.  Network Processing Forum. IPv4 Forwarding Benchmark. http:\/\/www.oiforum.com\/public\/documents\/IPv4IARev.pdf."},{"key":"e_1_3_2_1_31_1","volume-title":"A pipelined memory architecture for high throughput network processors","author":"Sherwood T.","year":"2003","unstructured":"T. Sherwood , G. Varghese , and B. Calder . A pipelined memory architecture for high throughput network processors , 2003 . T. Sherwood, G. Varghese, and B. Calder. A pipelined memory architecture for high throughput network processors, 2003."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/648198.751339"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776054"},{"key":"e_1_3_2_1_36_1","first-page":"380","volume-title":"Languages and Compilers for Parallel Computing","author":"Zheng B.","year":"1999","unstructured":"B. Zheng , J.-Y. Tsai , B. Y. Zhang , T. Chen , B. Huang , J. H. Li , Y. H. Ding , J. Liang , Y. Zhen , P.-C. Yew , and C.-Q. Zhu . Designing the agassiz compiler for concurrent multithreaded architectures . In Languages and Compilers for Parallel Computing , pages 380 -- 398 , 1999 . B. Zheng, J.-Y. Tsai, B. Y. Zhang, T. Chen, B. Huang, J. H. Li, Y. H. Ding, J. Liang, Y. Zhen, P.-C. Yew, and C.-Q. Zhu. Designing the agassiz compiler for concurrent multithreaded architectures. In Languages and Compilers for Parallel Computing, pages 380--398, 1999."}],"event":{"name":"LCTES 07: ACM SIGBED-SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems","location":"San Diego California USA","acronym":"LCTES 07","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2007 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254808","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1254766.1254808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:43Z","timestamp":1750243663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254766.1254808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,13]]},"references-count":36,"alternative-id":["10.1145\/1254766.1254808","10.1145\/1254766"],"URL":"https:\/\/doi.org\/10.1145\/1254766.1254808","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1273444.1254808","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,13]]},"assertion":[{"value":"2007-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}