{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,8]],"date-time":"2026-03-08T22:11:06Z","timestamp":1773007866187,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,12]],"date-time":"2007-06-12T00:00:00Z","timestamp":1181606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,12]]},"DOI":"10.1145\/1254882.1254886","type":"proceedings-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T12:07:37Z","timestamp":1189771657000},"page":"25-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":146,"title":["QoS policies and architecture for cache\/memory in CMP platforms"],"prefix":"10.1145","author":[{"given":"Ravi","family":"Iyer","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Guo","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srihari","family":"Makineni","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Newell","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lisa","family":"Hsu","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Reinhardt","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Azul Systems. Azul Compute Appliance. http:\/\/www.azulsystems.com\/products\/cpools_cappliance.html  Azul Systems. Azul Compute Appliance. http:\/\/www.azulsystems.com\/products\/cpools_cappliance.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_4_1","unstructured":"T. Deshane D. Dimatos etal Performance Isolation of a Misbehaving Virtual Machine with Xen VMware and Solaris Containers. http:\/\/people.clarkson.edu\/~jnm\/publications\/isolationOfMisbehavingVMs.pdf.  T. Deshane D. Dimatos et al. Performance Isolation of a Misbehaving Virtual Machine with Xen VMware and Solaris Containers. http:\/\/people.clarkson.edu\/~jnm\/publications\/isolationOfMisbehavingVMs.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323581"},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Corporation. Intel Dual-Core Processors-The First Multi-core Revolution. http:\/\/www.intel.com\/technology\/computing\/dual-core\/.  Intel Corporation. Intel Dual-Core Processors-The First Multi-core Revolution. http:\/\/www.intel.com\/technology\/computing\/dual-core\/."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. of 11th International Symposium on Modeling, Analysis and Simulation of Computer & Telecom Systems","author":"Iyer R.","year":"2003","unstructured":"R. Iyer . On Modeling and Analyzing Cache Performance using CASPER . In Proc. of 11th International Symposium on Modeling, Analysis and Simulation of Computer & Telecom Systems , Oct 2003 . R. Iyer. On Modeling and Analyzing Cache Performance using CASPER. In Proc. of 11th International Symposium on Modeling, Analysis and Simulation of Computer & Telecom Systems, Oct 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_12_1","volume-title":"Jan","author":"Krewell K.","year":"2005","unstructured":"K. Krewell . Best Servers of 2004: Multicore is Norm. Microprocessor Report, www.mpronline.com , Jan 2005 . K. Krewell. Best Servers of 2004: Multicore is Norm. Microprocessor Report, www.mpronline.com, Jan 2005."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105737"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.14"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.176"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.57058"},{"key":"e_1_3_2_1_25_1","unstructured":"SPECint http:\/\/www.spec.org\/cpu2000\/SPECint  SPECint http:\/\/www.spec.org\/cpu2000\/SPECint"},{"key":"e_1_3_2_1_26_1","unstructured":"SPECjbb2005 http:\/\/www.spec.org\/jbb2005  SPECjbb2005 http:\/\/www.spec.org\/jbb2005"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_29_1","unstructured":"\"Test TCP (TTCP) Benchmarking Tool\" http:\/\/www.pcausa.com  \"Test TCP (TTCP) Benchmarking Tool\" http:\/\/www.pcausa.com"},{"key":"e_1_3_2_1_30_1","unstructured":"\"TPC-C Design Document\" http:\/\/www.tpc.org\/tpcc\/  \"TPC-C Design Document\" http:\/\/www.tpc.org\/tpcc\/"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.163"},{"key":"e_1_3_2_1_32_1","author":"Uhlig R.","unstructured":"R. Uhlig , R. Fishtein , et. al. SoftSDV: A Presilicon Software Development Environment for the IA-64 Architecture. Intel Technology Journal. (http:\/\/www.intel.com\/technology\/itjf) R. Uhlig, R. Fishtein, et. al. SoftSDV: A Presilicon Software Development Environment for the IA-64 Architecture. Intel Technology Journal. (http:\/\/www.intel.com\/technology\/itjf)","journal-title":"Journal. (http:\/\/www.intel.com\/technology\/itjf)"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086328"},{"key":"e_1_3_2_1_34_1","volume-title":"Intel's Design & Test Technology Conference (DTTC)","author":"Zhao L.","year":"2006","unstructured":"L. Zhao , J. Moses , R. Iyer , Architectural Evaluation of Large-Scale CMP Platforms using ManySim . In Intel's Design & Test Technology Conference (DTTC) , Aug 2006 . L. Zhao, J. Moses, R. Iyer, et al. Architectural Evaluation of Large-Scale CMP Platforms using ManySim. In Intel's Design & Test Technology Conference (DTTC), Aug 2006."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"}],"event":{"name":"SIGMETRICS07: ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","location":"San Diego California USA","acronym":"SIGMETRICS07","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254882.1254886","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1254882.1254886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:43Z","timestamp":1750243663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1254882.1254886"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,12]]},"references-count":36,"alternative-id":["10.1145\/1254882.1254886","10.1145\/1254882"],"URL":"https:\/\/doi.org\/10.1145\/1254882.1254886","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1269899.1254886","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,6,12]]},"assertion":[{"value":"2007-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}