{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:11:57Z","timestamp":1761487917835,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2007,8,17]],"date-time":"2007-08-17T00:00:00Z","timestamp":1187308800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MEC","award":["TEC 2005-03301"],"award-info":[{"award-number":["TEC 2005-03301"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2007,8,17]]},"abstract":"<jats:p>This work proposes a methodology which enables heterogeneous specification of complex, electronic systems in SystemC supporting the integration of components under different models of computation (MoCs). This feature is necessary in order to deal with the growing complexity, concurrency, and heterogeneity of electronic embedded systems. The specification methodology is based on the SystemC standard language. Nevertheless, the use of SystemC for heterogeneous system specification is not straightforward. The first problem to be addressed is the efficient and predictable mapping of untimed events required by abstract MoCs over the discrete-event MoC on which the SystemC simulation kernel is based. This mapping is essential in order to understand the simulation results provided by the SystemC model of those MoCs. The specification methodology proposes the set of rules and guidelines required by each specific MoC. Moreover, the methodology supports a smooth integration of several MoCs in the same system specification. A set of facilities is provided covering the deficiencies of the language. These facilities constitute the methodology-specific library called HetSC. The methodology and associated library have been demonstrated to be useful for the specification of complex, heterogeneous embedded systems supporting essential design tasks such as performance analysis and SW generation.<\/jats:p>","DOI":"10.1145\/1255456.1255459","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T13:44:55Z","timestamp":1189777495000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["A framework for heterogeneous specification and design of electronic embedded systems in SystemC"],"prefix":"10.1145","volume":"12","author":[{"given":"Fernando","family":"Herrera","sequence":"first","affiliation":[{"name":"University of Cantabria, Cantabria, Spain"}]},{"given":"Eugenio","family":"Villar","sequence":"additional","affiliation":[{"name":"University of Cantabria, Cantabria, Spain"}]}],"member":"320","published-online":{"date-parts":[[2008,5,22]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193228"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.97297"},{"key":"e_1_2_1_4_1","volume-title":"Introduction to Ptolemy II. Tech. Memo. UCB\/ERL M05\/21. V5.0. July","author":"Brooks C.","year":"2005","unstructured":"Brooks , C. , Lee , E. A. , Liu , X. , Neuendorffer , S. , Zhao , Y. , and Zieng , H . 2005 . Ptolemy II heterogeoneous concurrent modeling and design in Java . Volume 1 : Introduction to Ptolemy II. Tech. Memo. UCB\/ERL M05\/21. V5.0. July . http:\/\/www.ptolemy.eecs.berkeley.edu.\/ Brooks, C., Lee, E. A., Liu, X., Neuendorffer, S., Zhao, Y., and Zieng, H. 2005. Ptolemy II heterogeoneous concurrent modeling and design in Java. Volume1: Introduction to Ptolemy II. Tech. Memo. UCB\/ERL M05\/21. V5.0. July. http:\/\/www.ptolemy.eecs.berkeley.edu.\/"},{"volume-title":"Digital cellular telecommunications system (phase 2)","key":"e_1_2_1_5_1","unstructured":"ETSI\/EN. 1998a. ETSI\/EN 301 245. Digital cellular telecommunications system (phase 2) ; enhanced full rate ( EFR) speech transcoding. http:\/\/www.etsi.com. ETSI\/EN. 1998a. ETSI\/EN 301 245. Digital cellular telecommunications system (phase 2); enhanced full rate (EFR) speech transcoding. http:\/\/www.etsi.com."},{"volume-title":"Digital cellular telecommunications system (phase 2)","key":"e_1_2_1_6_1","unstructured":"ETSI\/EN. 1998b. ETSI\/EN 301 244. Digital cellular telecommunications system (phase 2) ; ANSI-C code for the GSM enhanced full rate (EFR) speech codec. http:\/\/www.etsi.com. ETSI\/EN. 1998b. ETSI\/EN 301 244. Digital cellular telecommunications system (phase 2); ANSI-C code for the GSM enhanced full rate (EFR) speech codec. http:\/\/www.etsi.com."},{"volume-title":"Digital cellular telecommunications system (phase 2)","key":"e_1_2_1_7_1","unstructured":"ETSI\/EN. 1998c. ETSI\/EN 301 250. Digital cellular telecommunications system (phase 2) ; test sequences for the GSM enhanced full rate (EFR) speech code. http:\/\/www.etsi.com. ETSI\/EN. 1998c. ETSI\/EN 301 250. Digital cellular telecommunications system (phase 2); test sequences for the GSM enhanced full rate (EFR) speech code. http:\/\/www.etsi.com."},{"key":"e_1_2_1_8_1","unstructured":"Fernandez V. Herrera F. Sanchez P. Villar E. and Blasco F. 2003. Embedded software generation from systemC for platform based design. In SystemC: Methodologies and Applications W. Mueller et al. eds. Kluwer.   Fernandez V. Herrera F. Sanchez P. Villar E. and Blasco F. 2003. Embedded software generation from systemC for platform based design. In SystemC: Methodologies and Applications W. Mueller et al. eds. Kluwer."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.815442"},{"volume-title":"Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems","author":"Ghenassia F.","key":"e_1_2_1_10_1","unstructured":"Ghenassia , F. 2005. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems . Kluwer . Ghenassia, F. 2005. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Kluwer."},{"key":"e_1_2_1_11_1","unstructured":"Gr\u00f6tker T. Liao S. Martin G. and Swan S. 2002. System Design with SystemC. Kluwer.   Gr\u00f6tker T. Liao S. Martin G. and Swan S. 2002. System Design with SystemC. Kluwer."},{"key":"e_1_2_1_12_1","unstructured":"Herrera F. S\u00e1nchez P. and Villar E. 2005. Heterogeneous system-level specification in SystemC. In Advances in Design and Specification Languages for SoCs P. Boulet ed. Springer.  Herrera F. S\u00e1nchez P. and Villar E. 2005. Heterogeneous system-level specification in SystemC. In Advances in Design and Specification Languages for SoCs P. Boulet ed. Springer."},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Herrera F. S\u00e1nchez P. and Villar E. 2004. Modeling and design of CSP KPN and SR systems with SystemC. In Languages for System Specification C. Grim ed. Kluwer 133--148.   Herrera F. S\u00e1nchez P. and Villar E. 2004. Modeling and design of CSP KPN and SR systems with SystemC. In Languages for System Specification C. Grim ed. Kluwer 133--148.","DOI":"10.1007\/1-4020-7991-5_9"},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Herrera F. and Villar E. 2006a. Mixing synchronous reactive and untimed models of computation in SystemC. In Applications of Specification and Design Languages for SoCs A. Vachux ed. Springer.  Herrera F. and Villar E. 2006a. Mixing synchronous reactive and untimed models of computation in SystemC. In Applications of Specification and Design Languages for SoCs A. Vachux ed. Springer.","DOI":"10.1007\/978-1-4020-4998-9_4"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147140"},{"key":"e_1_2_1_16_1","unstructured":"HETSC. 2006. HetSC website. http:\/\/www.teisa.unican.es\/HetSC.  HETSC. 2006. HetSC website. http:\/\/www.teisa.unican.es\/HetSC."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"volume-title":"IEEE Standard SystemC Language Reference Manual","author":"IEEE Computer Society","key":"e_1_2_1_18_1","unstructured":"IEEE Computer Society . 2006. IEEE Standard SystemC Language Reference Manual . IEEE Std 1666, Mar. http:\/\/standards.ieee.org\/getieee\/1666\/index.html. IEEE Computer Society. 2006. IEEE Standard SystemC Language Reference Manual. IEEE Std 1666, Mar. http:\/\/standards.ieee.org\/getieee\/1666\/index.html."},{"key":"e_1_2_1_19_1","unstructured":"Itrs. 2005. International Technology Roadmap for Semiconductors: Edition. http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm.  Itrs. 2005. International Technology Roadmap for Semiconductors: Edition. http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm."},{"volume-title":"Modeling Embedded Systems and SoCs. Morgan Kaufmann","author":"Jantsch A.","key":"e_1_2_1_20_1","unstructured":"Jantsch , A. 2004. Modeling Embedded Systems and SoCs. Morgan Kaufmann , Elsevier Science . Jantsch, A. 2004. Modeling Embedded Systems and SoCs. Morgan Kaufmann, Elsevier Science."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Federation for Information Processing Working Conference on Data Sematics (IFIP)","volume":"74","author":"Kahn G.","year":"1974","unstructured":"Kahn , G. 1974 . The semantics of a simple language for parallel programming . In Proceedings of the International Federation for Information Processing Working Conference on Data Sematics (IFIP) , vol. 74 . North-Holland. Kahn, G. 1974. The semantics of a simple language for parallel programming. In Proceedings of the International Federation for Information Processing Working Conference on Data Sematics (IFIP), vol. 74. North-Holland."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"volume-title":"Proc. IEEE.","author":"Lee E. A.","key":"e_1_2_1_23_1","unstructured":"Lee , E. A. and Park , T. M . 1995. Dataflow process networks . Proc. IEEE. Lee, E. A. and Park, T. M. 1995. Dataflow process networks. Proc. IEEE."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736561"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.180"},{"key":"e_1_2_1_26_1","first-page":"2004","article-title":"Correctness preserving design refinements in a functional programming framework for concurrent reactive system design","author":"Mathaikutty D.","year":"2004","unstructured":"Mathaikutty , D. , Patel , H. D. , Talpin , J. P. , Jantsch , A. , and Shukla , S. K. 2004 . Correctness preserving design refinements in a functional programming framework for concurrent reactive system design . FERMAT Tech. Rep. 2004 - 2023 . Mathaikutty, D., Patel, H. D., Talpin, J. P., Jantsch, A., and Shukla, S. K. 2004. Correctness preserving design refinements in a functional programming framework for concurrent reactive system design. FERMAT Tech. Rep. 2004-23.","journal-title":"FERMAT Tech. Rep."},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Mueller W. Rosenstiel and Ruf J. 2003. SystemC: Mehtodologies and Applications. Kluwer.   Mueller W. Rosenstiel and Ruf J. 2003. SystemC: Mehtodologies and Applications. Kluwer.","DOI":"10.1007\/b105968"},{"key":"e_1_2_1_28_1","unstructured":"Osci. 2004. SystemC synthesizeable subset draft 1.1.18. www.systemc.org.  Osci. 2004. SystemC synthesizeable subset draft 1.1.18. www.systemc.org."},{"key":"e_1_2_1_29_1","unstructured":"Osci. 2003. SystemC verification standard. www.systemc.org.  Osci. 2003. SystemC verification standard. www.systemc.org."},{"key":"e_1_2_1_30_1","volume-title":"Tech. Rep. FERMAT.","author":"Patel H.","year":"2004","unstructured":"Patel , H. , Mathaikutty , D. , and Shukla , S. K . 2004 . Implementing multi-MoC extensions for SystemC: Adding CSP and FSM kernels for heterogeneous modeling. Tech. Rep. FERMAT. Patel, H., Mathaikutty, D., and Shukla, S. K. 2004. Implementing multi-MoC extensions for SystemC: Adding CSP and FSM kernels for heterogeneous modeling. Tech. Rep. FERMAT."},{"volume-title":"SystemC Kernel Extensions for Heterogeneous System Modelling: A Framework for Multi-MoC Modelling and Simulation","author":"Patel H. D. AND","key":"e_1_2_1_31_1","unstructured":"Patel , H. D. AND Shukla , S. K. 2004. SystemC Kernel Extensions for Heterogeneous System Modelling: A Framework for Multi-MoC Modelling and Simulation . Kluwer . Patel, H. D. AND Shukla, S. K. 2004. SystemC Kernel Extensions for Heterogeneous System Modelling: A Framework for Multi-MoC Modelling and Simulation. Kluwer."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02406468"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1199-z"},{"volume-title":"Proceedings of the Design Automation and Test in Europe (DATE) Conference","author":"Posadas H.","key":"e_1_2_1_34_1","unstructured":"Posadas , H. , Herrera , F. , Sanchez , P. , Villar , E. , and Blasco , F . 2004b. System-Level performance analysis in SystemC . In Proceedings of the Design Automation and Test in Europe (DATE) Conference ( Paris, Feb.). Posadas, H., Herrera, F., Sanchez, P., Villar, E., and Blasco, F. 2004b. System-Level performance analysis in SystemC. In Proceedings of the Design Automation and Test in Europe (DATE) Conference (Paris, Feb.)."},{"key":"e_1_2_1_35_1","unstructured":"Rose A. Swan A. Pierce J. and Fern\u00e1ndez J. M. 2005. Transaction Level Modeling in SystemC. www.systemc.org.  Rose A. Swan A. Pierce J. and Fern\u00e1ndez J. M. 2005. Transaction Level Modeling in SystemC. www.systemc.org."},{"volume-title":"System modeling and design refinement in ForSyDe. Thesis of the Royal Technical School (KTH)","author":"Sander I.","key":"e_1_2_1_36_1","unstructured":"Sander , I. 2003. System modeling and design refinement in ForSyDe. Thesis of the Royal Technical School (KTH) . Stockholm . Sander, I. 2003. System modeling and design refinement in ForSyDe. Thesis of the Royal Technical School (KTH). Stockholm."},{"key":"e_1_2_1_37_1","unstructured":"SPIRIT. 2006. The SPIRIT consortium. www.spiritconsortium.com.  SPIRIT. 2006. The SPIRIT consortium. www.spiritconsortium.com."},{"key":"e_1_2_1_38_1","unstructured":"SWGEN. 2006. SWGEN website. www.teisa.unican.es\/SWGen.  SWGEN. 2006. SWGEN website. www.teisa.unican.es\/SWGen."},{"key":"e_1_2_1_39_1","unstructured":"Systemc-AMS. 2006. Systemc-AMS website. www.systemc-ams.org.  Systemc-AMS. 2006. Systemc-AMS website. www.systemc-ams.org."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1255456.1255459","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1255456.1255459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:28Z","timestamp":1750278148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1255456.1255459"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,17]]},"references-count":39,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2007,8,17]]}},"alternative-id":["10.1145\/1255456.1255459"],"URL":"https:\/\/doi.org\/10.1145\/1255456.1255459","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2007,8,17]]},"assertion":[{"value":"2006-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-05-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}