{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:52:42Z","timestamp":1750308762771,"version":"3.41.0"},"reference-count":17,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2007,8,17]],"date-time":"2007-08-17T00:00:00Z","timestamp":1187308800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2007,8,17]]},"abstract":"<jats:p>A SAT-based modeling for event propagation in gate-level digital circuits, which is used for accurate calculation of critical delay in combinational and sequential circuits, is presented in this article. The accuracy of the critical delay estimation process depends on the accuracy with which the circuit in operation is modeled. A high level of precision in the modeling of the internal events in a circuit for the sake of greater accuracy causes a combinatorial blowup in the size of the problem, resulting in a scalability bottleneck for which most existing techniques effect a trade-off by restricting themselves to less precise models. SAT based techniques have a good track record in efficiency and scalability when the problem sizes become too large for most other methods. This article proposes a SAT-based technique for symbolic event propagation within a circuit which facilitates the estimation of the critical delay of circuits with a greater degree of accuracy, while at the same time scaling efficiently to large circuits. We report very encouraging results on the ISCAS85 and ISCAS89 benchmark circuits using the proposed technique.<\/jats:p>","DOI":"10.1145\/1255456.1255473","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T13:44:55Z","timestamp":1189777495000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Event propagation for accurate circuit delay calculation using SAT"],"prefix":"10.1145","volume":"12","author":[{"given":"Suchismita","family":"Roy","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, WB"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. P.","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, WB"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, WB"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,22]]},"reference":[{"volume-title":"Proceedings of 8th International Workshop on Power and Timing Modeling, Optimization and Simulation. 245--254","author":"Bell J. L.","key":"e_1_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1109\/43.62737"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/43.205001"},{"doi-asserted-by":"crossref","unstructured":"Clarke E. M. Grumberg J. O. and Peled D. A. 2001. Model Checking. The MIT Press.  Clarke E. M. Grumberg J. O. and Peled D. A. 2001. Model Checking. The MIT Press.","key":"e_1_2_1_4_1","DOI":"10.1016\/B978-044450813-3\/50026-6"},{"volume-title":"Proceedings of the 29th ACM\/IEEE Design Automatiom Conference. 549--555","author":"Devadas S.","key":"e_1_2_1_5_1"},{"unstructured":"Fu Z. Mahajan Y. and Malik S. zchaff solver. http:\/\/www.princeton.edu\/~zchaff\/zchaff.html.  Fu Z. Mahajan Y. and Malik S. zchaff solver. http:\/\/www.princeton.edu\/~zchaff\/zchaff.html.","key":"e_1_2_1_6_1"},{"volume-title":"Proceedings of the Conference on Design Automation and Test in Europe (DATE'02)","author":"Goldberg E.","key":"e_1_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/504914.504920"},{"volume-title":"Proceedings of the 16th Conference on Computer Aided Design.","author":"Jin H.","key":"e_1_2_1_9_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1109\/43.75626"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/157485.164625"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1145\/196244.196294"},{"key":"e_1_2_1_13_1","first-page":"2","article-title":"Test pattern generation using boolean satisfiability","volume":"11","author":"Larrabee T.","year":"1992","journal-title":"IEEE Trans. Comput. Aid. Design Integr. Circuits Syst."},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1145\/74382.74476"},{"doi-asserted-by":"crossref","unstructured":"McGeer P. C. Saldanha A. Brayton R. K. and Sangiovanni-Vincentelli A. L. 1993. Logic Synthesis and Optimization. (Chapter Delay Models and Exact Timing Analysis 167--189) Kluwer Academic Publishers.  McGeer P. C. Saldanha A. Brayton R. K. and Sangiovanni-Vincentelli A. L. 1993. Logic Synthesis and Optimization. (Chapter Delay Models and Exact Timing Analysis 167--189) Kluwer Academic Publishers.","key":"e_1_2_1_16_1","DOI":"10.1007\/978-1-4615-3154-8_8"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/TCAD.2005.859508"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1145\/264995.264998"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1255456.1255473","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1255456.1255473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:28Z","timestamp":1750278148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1255456.1255473"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,17]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2007,8,17]]}},"alternative-id":["10.1145\/1255456.1255473"],"URL":"https:\/\/doi.org\/10.1145\/1255456.1255473","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2007,8,17]]},"assertion":[{"value":"2006-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-05-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}