{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:15Z","timestamp":1772163975647,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,21]]},"DOI":"10.1145\/1272996.1273006","type":"proceedings-article","created":{"date-parts":[[2012,10,10]],"date-time":"2012-10-10T10:45:29Z","timestamp":1349865929000},"page":"73-86","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Enabling scalability and performance in a large scale CMP environment"],"prefix":"10.1145","author":[{"given":"Bratin","family":"Saha","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali-Reza","family":"Adl-Tabatabai","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anwar","family":"Ghuloum","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohan","family":"Rajagopalan","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard L.","family":"Hudson","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leaf","family":"Petersen","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Menon","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Murphy","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatiana","family":"Shpeisman","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Sprangle","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anwar","family":"Rohillah","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug","family":"Carmean","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jesse","family":"Fang","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/121132.344329"},{"key":"e_1_3_2_1_2_1","volume-title":"Multithreaded Programming with Pthreads,\" Prentice Hall","author":"Lewis B.","year":"1998","unstructured":"B. Lewis and D. J. Berg , \" Multithreaded Programming with Pthreads,\" Prentice Hall , 1998 . B. Lewis and D. J. Berg, \"Multithreaded Programming with Pthreads,\" Prentice Hall, 1998."},{"key":"e_1_3_2_1_3_1","unstructured":"Next Generation POSIX Threading. http:\/\/www-124.ibm.com\/pthreads\/  Next Generation POSIX Threading. http:\/\/www-124.ibm.com\/pthreads\/"},{"key":"e_1_3_2_1_4_1","volume-title":"Jan","author":"Drepper U.","year":"2003","unstructured":"U. Drepper , and I. Molnar . The native POSIX thread library for Linux , Jan 2003 . http:\/\/people.redhat.com\/drepper\/nptl-design.pdf. U. Drepper, and I. Molnar. The native POSIX thread library for Linux, Jan 2003. http:\/\/people.redhat.com\/drepper\/nptl-design.pdf."},{"key":"e_1_3_2_1_5_1","volume-title":"Jan","author":"Vianney D.","year":"2003","unstructured":"D. Vianney , Hyper-Threading speeds Linux , Jan 2003 . http:\/\/www-128.ibm.com\/developerworks\/linux\/library\/l-htl\/ D. Vianney, Hyper-Threading speeds Linux, Jan 2003. http:\/\/www-128.ibm.com\/developerworks\/linux\/library\/l-htl\/"},{"key":"e_1_3_2_1_6_1","volume-title":"Windows Support for Hyper-Threading technology","author":"Microsoft Corp","year":"2002","unstructured":"Microsoft Corp , Windows Support for Hyper-Threading technology , 2002 . download.microsoft.com\/download\/5\/7\/7\/577a5684-8a83-43ae-9272-ff260a9c20e2\/Hyper-thread_Windows.doc Microsoft Corp, Windows Support for Hyper-Threading technology, 2002. download.microsoft.com\/download\/5\/7\/7\/577a5684-8a83-43ae-9272-ff260a9c20e2\/Hyper-thread_Windows.doc"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266672"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945471"},{"key":"e_1_3_2_1_9_1","volume-title":"Sun Developer Network","author":"Nagarajaya N.","year":"2005","unstructured":"N. Nagarajaya , Improving Application Efficiency Through Chip Multi-Threading , Sun Developer Network , Mar 2005 . developers.sun.com\/solaris\/articles\/chip_multi_thread.html N. Nagarajaya, Improving Application Efficiency Through Chip Multi-Threading, Sun Developer Network, Mar 2005. developers.sun.com\/solaris\/articles\/chip_multi_thread.html"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the USENIX Technical Conference","author":"Pai V. S.","year":"1999","unstructured":"V. S. Pai , P. Druschel , and W. Zwaenepoel . Flash: An efficient and portable Web server . In Proceedings of the USENIX Technical Conference , Monterey, CA , June 1999 . V. S. Pai, P. Druschel, and W. Zwaenepoel. Flash: An efficient and portable Web server. In Proceedings of the USENIX Technical Conference, Monterey, CA, June 1999."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502057"},{"key":"e_1_3_2_1_12_1","volume-title":"The Ninja Architecture for Robust Internet-Scale Systems and Services. Sp. lss.: Computer Networks on Pervasive Computing","author":"Gribble S.","year":"2000","unstructured":"S. Gribble , M. Welsh , R. von Behren , E. Brewer , D. Culler , N. Borisov , S. Czerwinski , R. Gummadi , J. Hill , A. Josheph , R. Katz , Z. Mao , S. Ross , and B. Zhao . The Ninja Architecture for Robust Internet-Scale Systems and Services. Sp. lss.: Computer Networks on Pervasive Computing 2000 . S. Gribble, M. Welsh, R. von Behren, E. Brewer, D. Culler, N. Borisov, S. Czerwinski, R. Gummadi, J. Hill, A. Josheph, R. Katz, Z. Mao, S. Ross, and B. Zhao. The Ninja Architecture for Robust Internet-Scale Systems and Services. Sp. lss.: Computer Networks on Pervasive Computing 2000."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512543"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224075"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224076"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266642"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.16"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/146941.146944"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40843"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/28697.28705"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266672"},{"key":"e_1_3_2_1_22_1","unstructured":"The K42 project IBM Research. http:\/\/www.research.ibm.com\/k42\/  The K42 project IBM Research. http:\/\/www.research.ibm.com\/k42\/"},{"key":"e_1_3_2_1_23_1","unstructured":"The K42\/Tornado Operating System. http:\/\/www.eecg.toronto.edu\/~tornado\/  The K42\/Tornado Operating System. http:\/\/www.eecg.toronto.edu\/~tornado\/"},{"key":"e_1_3_2_1_24_1","first-page":"1","author":"Mattson T. G.","year":"1998","unstructured":"T. G. Mattson and G. Henry . An overview of the Intel TFLOPS supercomputer. Intel Technology Journal , 1 , 1998 . T. G. Mattson and G. Henry. An overview of the Intel TFLOPS supercomputer. Intel Technology Journal, 1, 1998.","journal-title":"An overview of the Intel TFLOPS supercomputer. Intel Technology Journal"},{"key":"e_1_3_2_1_25_1","volume-title":"1st quarter","author":"Garg Sharad","year":"1998","unstructured":"Sharad Garg , Robert Godley , Richard Griffiths , Andrew Pfiffer , Terry Prickett , David Robboy , Stan Smith , T. Mack Stallcup , and Stephen Zeisset . Achieving large scale parallelism through operating system resource management on the Intel TFLOPS supercomputer. Intel Technology Journal , 1st quarter 1998 . Sharad Garg, Robert Godley, Richard Griffiths, Andrew Pfiffer, Terry Prickett, David Robboy, Stan Smith, T. Mack Stallcup, and Stephen Zeisset. Achieving large scale parallelism through operating system resource management on the Intel TFLOPS supercomputer. Intel Technology Journal, 1st quarter 1998."},{"key":"e_1_3_2_1_26_1","volume-title":"CLUSTER 2003:  251--258","author":"Brightwell Ron","unstructured":"Ron Brightwell , Rolf Riesen , Keith D. Underwood , Trammell Hudson , Patrick G. Bridges , Arthur B. Maccabe : A Performance Comparison of Linux and a Lightweight Kernel . CLUSTER 2003: 251--258 Ron Brightwell, Rolf Riesen, Keith D. Underwood, Trammell Hudson, Patrick G. Bridges, Arthur B. Maccabe: A Performance Comparison of Linux and a Lightweight Kernel. CLUSTER 2003: 251--258"},{"key":"e_1_3_2_1_27_1","unstructured":"IBM Research Hypervisor. http:\/\/www.research.ibm.com\/hypervisor\/.  IBM Research Hypervisor. http:\/\/www.research.ibm.com\/hypervisor\/."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224077"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"e_1_3_2_1_31_1","volume-title":"Supercomputing '98","author":"Lu H.","year":"1998","unstructured":"H. Lu , Y. C. Hu , and W. Zwaenepoel . OpenMP on networks of workstations . In Supercomputing '98 , November 1998 H. Lu, Y. C. Hu, and W. Zwaenepoel. OpenMP on networks of workstations. In Supercomputing '98, November 1998"},{"key":"e_1_3_2_1_32_1","volume-title":"Forum","author":"Rattner J.","year":"2015","unstructured":"J. Rattner . Platform 2015 . Intel Dev . Forum , Spring 2005. J. Rattner. Platform 2015. Intel Dev. Forum, Spring 2005."},{"key":"e_1_3_2_1_33_1","volume-title":"Intel Dev. Forum","author":"Rattner J.","year":"2006","unstructured":"J. Rattner . Tera-Scale Research Program . Intel Dev. Forum , Spring 2006 . J. Rattner. Tera-Scale Research Program. Intel Dev. Forum, Spring 2006."},{"key":"e_1_3_2_1_34_1","volume-title":"OSDI","author":"Dean J.","year":"2004","unstructured":"J. Dean , S. Ghemawat . MapReduce : Simplified data processing on large clusters . OSDI , 2004 . J. Dean, S. Ghemawat. MapReduce: Simplified data processing on large clusters. OSDI, 2004."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133985"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133967"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033367"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.v17:5\/6"},{"key":"e_1_3_2_1_41_1","volume-title":"Feb","author":"Dubey P.","year":"2005","unstructured":"P. Dubey . Recognition , Mining, and Synthesis moves computers to the era of tera. Technology@Intel , Feb 2005 . P. Dubey. Recognition, Mining, and Synthesis moves computers to the era of tera. Technology@Intel, Feb 2005."},{"key":"e_1_3_2_1_43_1","volume-title":"8th Intl. Parallel Processing Symposium","author":"Landin P., A.","year":"1994","unstructured":"Magnussen, P., A. Landin , and E. Hagersten . Queue locks on cache coherent multiprocessors . 8th Intl. Parallel Processing Symposium , Cancun, Mexico , Apr. 1994 . Magnussen, P., A. Landin, and E. Hagersten. Queue locks on cache coherent multiprocessors. 8th Intl. Parallel Processing Symposium, Cancun, Mexico, Apr. 1994."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379566"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2005.03.007"},{"key":"e_1_3_2_1_46_1","volume-title":"Compiling with continuations","author":"Appel A. W.","year":"1992","unstructured":"A. W. Appel . Compiling with continuations . Cambridge University Press , New York , 1992 . A. W. Appel. Compiling with continuations. Cambridge University Press, New York, 1992."},{"key":"e_1_3_2_1_47_1","volume-title":"STMCS","author":"So B.","year":"2006","unstructured":"B. So , A. M. Ghuloum , Y. Wu . Optimizing data parallel operations on many-core platforms . STMCS 2006 . B. So, A. M. Ghuloum, Y. Wu. Optimizing data parallel operations on many-core platforms. STMCS 2006."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/286860.286880"},{"key":"e_1_3_2_1_51_1","unstructured":"IA-32 Intel Architecture Software Developer's Manual. Intel Corporation.  IA-32 Intel Architecture Software Developer's Manual. Intel Corporation."},{"key":"e_1_3_2_1_52_1","author":"Learning-Based Computer V.","year":"2005","unstructured":"Bradski, G.; Kaehler, A.; Pisarevsky, V. \" Learning-Based Computer Vision with Intel's Open Source Computer Vision Library .\" Intel Technology Journal. http:\/\/developer.intel.com\/technology\/itj\/ 2005 \/volume09issue02\/art03_learning_vision\/p01_abstract.htm. May 2005. Bradski, G.; Kaehler, A.; Pisarevsky, V. \"Learning-Based Computer Vision with Intel's Open Source Computer Vision Library.\" Intel Technology Journal. http:\/\/developer.intel.com\/technology\/itj\/2005\/volume09issue02\/art03_learning_vision\/p01_abstract.htm. May 2005.","journal-title":"Journal. http:\/\/developer.intel.com\/technology\/itj\/"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/319195.319234"}],"event":{"name":"EuroSys07: Eurosys 2007 Conference","location":"Lisbon Portugal","acronym":"EuroSys07","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 2nd ACM SIGOPS\/EuroSys European Conference on Computer Systems 2007"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1272996.1273006","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1272996.1273006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:36Z","timestamp":1750243656000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1272996.1273006"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,21]]},"references-count":52,"alternative-id":["10.1145\/1272996.1273006","10.1145\/1272996"],"URL":"https:\/\/doi.org\/10.1145\/1272996.1273006","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1272998.1273006","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2007,3,21]]},"assertion":[{"value":"2007-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}