{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:50:45Z","timestamp":1730314245399,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,17]]},"DOI":"10.1145\/1274971.1274992","type":"proceedings-article","created":{"date-parts":[[2010,4,6]],"date-time":"2010-04-06T22:57:04Z","timestamp":1270594624000},"page":"138-147","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["An L2-miss-driven early register deallocation for SMT processors"],"prefix":"10.1145","author":[{"given":"Joseph","family":"Sharkey","sequence":"first","affiliation":[{"name":"State University of New York, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,17]]},"reference":[{"volume-title":"International Symposium on Microarchitecture","year":"2003","author":"Akkary H.","key":"e_1_3_2_1_1_1"},{"volume-title":"International Symposium on Microarchitecture","year":"2003","author":"Balakrishnan S.","key":"e_1_3_2_1_2_1"},{"volume-title":"Proc. Intl Symp. on High Performance Computer Architecture","year":"2002","author":"Borch E.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPCN.2004.009267"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"volume-title":"Symp High Perf. Comp. Arch.","year":"2003","author":"El-Moursy A.","key":"e_1_3_2_1_8_1"},{"volume-title":"Conference on Computer Design","year":"2004","author":"Ergin O.","key":"e_1_3_2_1_9_1"},{"volume-title":"Symp. High Perf. Comp. Arch.","year":"1998","author":"Gonzalez A.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"volume-title":"Proc. International Symposium on Computer Architecture","year":"2004","author":"Lipasti M.","key":"e_1_3_2_1_12_1"},{"volume-title":"Symposium Perf Analysis of Systems and Software","year":"2001","author":"Luo K.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.79"},{"volume-title":"International Conference on Parallel Processing","year":"2002","author":"Monreal T.","key":"e_1_3_2_1_16_1"},{"volume-title":"Proc. Int'l Symp on High Performance Computer Architecture","year":"2003","author":"Mutlu O.","key":"e_1_3_2_1_17_1"},{"issue":"1","key":"e_1_3_2_1_18_1","volume":"6","author":"Marr D.","year":"2002","journal-title":"Intel Tech. J."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.28"},{"key":"e_1_3_2_1_20_1","unstructured":"J. Sharkey. \"M-Sim: A Flexible Multi-threaded Simulation Environment.\" http:\/\/www.cs.binghamton.edu\/~jsharke\/m-sim  J. Sharkey. \"M-Sim: A Flexible Multi-threaded Simulation Environment.\" http:\/\/www.cs.binghamton.edu\/~jsharke\/m-sim"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"volume-title":"Architecture","year":"1985","author":"Smith J.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"volume-title":"International Symposium on Microarchitecture","year":"2001","author":"Tullsen D.","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514202"},{"volume-title":"Intl. Symp. on Microarchitecture (MICRO-34)","year":"2001","author":"Balasubramoniam R.","key":"e_1_3_2_1_27_1"},{"key":"e_1_3_2_1_28_1","unstructured":"H. De Vries \"Understanding the Detailed Architecture of AMD's 64-bit Core\" available at: http:\/\/www.chiparchitect.com\/news\/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html  H. De Vries \"Understanding the Detailed Architecture of AMD's 64-bit Core\" available at: http:\/\/www.chiparchitect.com\/news\/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.21"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165584"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152194"}],"event":{"name":"ICS07: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seattle Washington","acronym":"ICS07"},"container-title":["Proceedings of the 21st annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1274971.1274992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T15:11:03Z","timestamp":1673449863000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1274971.1274992"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,17]]},"references-count":30,"alternative-id":["10.1145\/1274971.1274992","10.1145\/1274971"],"URL":"https:\/\/doi.org\/10.1145\/1274971.1274992","relation":{},"subject":[],"published":{"date-parts":[[2007,6,17]]},"assertion":[{"value":"2007-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}