{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T12:53:55Z","timestamp":1762865635586,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,17]]},"DOI":"10.1145\/1274971.1274993","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T02:57:04Z","timestamp":1270609024000},"page":"148-157","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Sequencer virtualization"],"prefix":"10.1145","author":[{"given":"Perry H.","family":"Wang","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamison D.","family":"Collins","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gautham N.","family":"Chinya","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernard","family":"Lint","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asit","family":"Mallick","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koichi","family":"Yamada","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/647074.713908"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ISCA.2005.51"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/324133.324234"},{"volume-title":"Proceedings of the Ottawa Linux Symposium","year":"2004","author":"Bryant R.","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/1168857.1168893"},{"unstructured":"P. Dubey. Recognition Mining and Synthesis Moves Computers to the Era of Tera. Technology@Intel Magazine February 2005.  P. Dubey. Recognition Mining and Synthesis Moves Computers to the Era of Tera. Technology@Intel Magazine February 2005.","key":"e_1_3_2_1_6_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/PACT.2005.33"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ISCA.2006.29"},{"key":"e_1_3_2_1_9_1","first-page":"724","volume":"1","author":"Hennessy J. L.","journal-title":"Computer Architecture: A Quantitative Approach. Number ISBN"},{"unstructured":"Tera-scale Research Prototype: Connecting 80 Simple Sores on a Single Test Chip. ftp:\/\/download.intel.com\/research\/platform\/terascale\/terascaleresearchprototypebackgrounder.pdf.  Tera-scale Research Prototype: Connecting 80 Simple Sores on a Single Test Chip. ftp:\/\/download.intel.com\/research\/platform\/terascale\/terascaleresearchprototypebackgrounder.pdf.","key":"e_1_3_2_1_10_1"},{"unstructured":"Itanium Processor Microarchitecture Reference for Software Optimization. Intel Corporation March 2000. Itanium Processor Microarchitecture Reference for Software Optimization . Intel Corporation March 2000.","key":"e_1_3_2_1_11_1"},{"unstructured":"Intel Itanium 2 Processor Reference Manual for Software Development and Optimization. Intel Corporation June 2002. Intel Itanium 2 Processor Reference Manual for Software Development and Optimization . Intel Corporation June 2002.","key":"e_1_3_2_1_12_1"},{"unstructured":"Intels Next Generation Integrated Graphics Architecture Intel Graphics Media Accelerator X3000 and 3000. Intel Corporation 2006. Intels Next Generation Integrated Graphics Architecture Intel Graphics Media Accelerator X3000 and 3000 . Intel Corporation 2006.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/DCS.1988.12507"},{"year":"2002","author":"Marr D.","journal-title":"Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal","key":"e_1_3_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/MICRO.2005.21"},{"volume-title":"Eurographics","year":"2005","author":"Owens J.","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.5555\/822071.822274"},{"doi-asserted-by":"crossref","unstructured":"R. Tomasulo. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal Research and Development (11):25--33 January 1967.  R. Tomasulo. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal Research and Development (11):25--33 January 1967.","key":"e_1_3_2_1_19_1","DOI":"10.1147\/rd.111.0025"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/MC.2005.163"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1250734.1250753"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/1024393.1024411"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1002\/spe.4380231203"}],"event":{"sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"acronym":"ICS07","name":"ICS07: International Conference on Supercomputing","location":"Seattle Washington"},"container-title":["Proceedings of the 21st annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1274971.1274993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T20:10:36Z","timestamp":1673467836000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1274971.1274993"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,17]]},"references-count":23,"alternative-id":["10.1145\/1274971.1274993","10.1145\/1274971"],"URL":"https:\/\/doi.org\/10.1145\/1274971.1274993","relation":{},"subject":[],"published":{"date-parts":[[2007,6,17]]},"assertion":[{"value":"2007-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}