{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:36:25Z","timestamp":1725618985886},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,17]]},"DOI":"10.1145\/1274971.1275001","type":"proceedings-article","created":{"date-parts":[[2010,4,6]],"date-time":"2010-04-06T22:57:04Z","timestamp":1270594624000},"page":"210-221","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Optimization of data prefetch helper threads with path-expression based statistical modeling"],"prefix":"10.1145","author":[{"given":"Tor M.","family":"Aamodt","sequence":"first","affiliation":[{"name":"University of British Columbia, British Columbia, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Chow","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,17]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781030"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93576"},{"key":"e_1_3_2_1_4_1","first-page":"46","volume-title":"Int'l Symp. on Microarchitecture","author":"Ball T.","year":"1996","unstructured":"T. Ball and J. R. Larus . Efficient path profiling . In Int'l Symp. on Microarchitecture , pages 46 -- 57 , 1996 . T. Ball and J. R. Larus. Efficient path profiling. In Int'l Symp. on Microarchitecture, pages 46--57, 1996."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258929"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"D. Burger and T. M. Austin. The SimpleScalar Tool Set Version 2.0. http:\/\/www.simplescalar.com 1997.  D. Burger and T. M. Austin. The SimpleScalar Tool Set Version 2.0. http:\/\/www.simplescalar.com 1997.","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380211204"},{"key":"e_1_3_2_1_9_1","first-page":"307","volume-title":"29th Int'l Symp. on Computer Architecture","author":"Chappell R. S.","year":"2002","unstructured":"R. S. Chappell , F. Tseng , A. Yoaz , and Y. N. Patt . Difficult-Path Branch Prediction Using Subordinate Microthreads . In 29th Int'l Symp. on Computer Architecture , pages 307 -- 317 , 2002 . R. S. Chappell, F. Tseng, A. Yoaz, and Y. N. Patt. Difficult-Path Branch Prediction Using Subordinate Microthreads. In 29th Int'l Symp. on Computer Architecture, pages 307--317, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.56"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"e_1_3_2_1_14_1","volume-title":"http:\/\/www.grammatech.com","author":"Tech Gramma","year":"2007","unstructured":"Gramma Tech . Codesurfer. http:\/\/www.grammatech.com , 2007 . Gramma Tech. Codesurfer. http:\/\/www.grammatech.com, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546613"},{"key":"e_1_3_2_1_16_1","volume-title":"http:\/\/www.intel.com","author":"Intel Corporation","year":"2007","unstructured":"Intel Corporation . Intel\u00aeVTune#8482; Performance Analyzer . http:\/\/www.intel.com , 2007 . Intel Corporation. Intel\u00aeVTune#8482; Performance Analyzer. http:\/\/www.intel.com, 2007."},{"key":"e_1_3_2_1_17_1","first-page":"27","volume-title":"2nd Intl. Symp. on Code Generation and Optimization (CGO 2004","author":"Kim D.","year":"2004","unstructured":"D. Kim , S.-W. Liao , P. H. Wang , J. del Cuvillo , X. Tian , X. Zou , H. Wang , D. Yeung , M. Girkar , and J. P. Shen . Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors . In 2nd Intl. Symp. on Code Generation and Optimization (CGO 2004 ), pages 27 -- 38 , 2004 . D. Kim, S.-W. Liao, P. H. Wang, J. del Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar, and J. P. Shen. Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors. In 2nd Intl. Symp. on Code Generation and Optimization (CGO 2004), pages 27--38, 2004."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605415"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301678"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512544"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/351397.351418"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377856"},{"key":"e_1_3_2_1_24_1","first-page":"314","volume-title":"30th Int'l Symp. on Microarchitecture","author":"Mowry T. C.","year":"1997","unstructured":"T. C. Mowry and C.-K. Luk . Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling . In 30th Int'l Symp. on Microarchitecture , pages 314 -- 320 , 1997 . T. C. Mowry and C.-K. Luk. Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling. In 30th Int'l Symp. on Microarchitecture, pages 314--320, 1997."},{"key":"e_1_3_2_1_25_1","volume-title":"Morgan Kaufmann","author":"Muchnick S.","year":"1997","unstructured":"S. Muchnick . Advanced Compiler Design and Implementation . Morgan Kaufmann , August 1997 . S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann, August 1997."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.27"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231433"},{"key":"e_1_3_2_1_28_1","first-page":"37","volume-title":"7th Int'l Symp. on High-Performance Computer Architecture","author":"Roth A.","year":"2001","unstructured":"A. Roth and G. S. Sohi . Speculative Data-Driven Multithreading . In 7th Int'l Symp. on High-Performance Computer Architecture , pages 37 -- 48 , 2001 . A. Roth and G. S. Sohi. Speculative Data-Driven Multithreading. In 7th Int'l Symp. on High-Performance Computer Architecture, pages 37--48, 2001."},{"key":"e_1_3_2_1_29_1","first-page":"430","volume-title":"Int'l Symp. on Microarchitecture","author":"Roth A.","year":"2002","unstructured":"A. Roth and G. S. Sohi . A Quantitative Framework for Automated Pre-Execution Thread Selection . In Int'l Symp. on Microarchitecture , pages 430 -- 441 , 2002 . A. Roth and G. S. Sohi. A Quantitative Framework for Automated Pre-Execution Thread Selection. In Int'l Symp. on Microarchitecture, pages 430--441, 2002."},{"key":"e_1_3_2_1_30_1","first-page":"95","volume-title":"The 11th Int'l Conf. on Parallel Architectures and Compilation Techniques","author":"Scholz B.","year":"2002","unstructured":"B. Scholz and E. Mehofer . Dataflow frequency analysis based on whole program paths . In The 11th Int'l Conf. on Parallel Architectures and Compilation Techniques , pages 95 -- 103 , 2002 . B. Scholz and E. Mehofer. Dataflow frequency analysis based on whole program paths. In The 11th Int'l Conf. on Parallel Architectures and Compilation Techniques, pages 95--103, 2002."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_32_1","first-page":"148","volume-title":"Int'l Symp. on Microarchitecture","author":"Srinivasan S. T.","year":"1998","unstructured":"S. T. Srinivasan and A. R. Lebeck . Load latency tolerance in dynamically scheduled processors . In Int'l Symp. on Microarchitecture , pages 148 -- 159 , 1998 . S. T. Srinivasan and A. R. Lebeck. Load latency tolerance in dynamically scheduled processors. In Int'l Symp. on Microarchitecture, pages 148--159, 1998."},{"volume-title":"Performance Evaluation Corporation. SPEC 2000 CPU benchmarks. http:\/\/www.spec.org\/.","author":"Standard","key":"e_1_3_2_1_33_1","unstructured":"Standard Performance Evaluation Corporation. SPEC 2000 CPU benchmarks. http:\/\/www.spec.org\/. Standard Performance Evaluation Corporation. SPEC 2000 CPU benchmarks. http:\/\/www.spec.org\/."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/322261.322272"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/322261.322273"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024411"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339676"}],"event":{"name":"ICS07: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seattle Washington","acronym":"ICS07"},"container-title":["Proceedings of the 21st annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1274971.1275001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T15:10:02Z","timestamp":1673449802000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1274971.1275001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,17]]},"references-count":34,"alternative-id":["10.1145\/1274971.1275001","10.1145\/1274971"],"URL":"https:\/\/doi.org\/10.1145\/1274971.1275001","relation":{},"subject":[],"published":{"date-parts":[[2007,6,17]]},"assertion":[{"value":"2007-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}