{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:22:37Z","timestamp":1742379757372},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,17]]},"DOI":"10.1145\/1274971.1275004","type":"proceedings-article","created":{"date-parts":[[2010,4,6]],"date-time":"2010-04-06T22:57:04Z","timestamp":1270594624000},"page":"232-241","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Active memory operations"],"prefix":"10.1145","author":[{"given":"Zhen","family":"Fang","sequence":"first","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixin","family":"Zhang","sequence":"additional","affiliation":[{"name":"IBM Austin Research Lab, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John B.","family":"Carter","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Ibrahim","sequence":"additional","affiliation":[{"name":"AMD, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael A.","family":"Parker","sequence":"additional","affiliation":[{"name":"Cray, Inc., Chippewa Falls, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"TPC-D Past Present and Future: An Interview between Berni Schiefer Chair of the TPC-D Subcommittee and Kim Shanley TPC Chief Operating Officer. available from http:\/\/www.tpc.org\/.  TPC-D Past Present and Future: An Interview between Berni Schiefer Chair of the TPC-D Subcommittee and Kim Shanley TPC Chief Operating Officer. available from http:\/\/www.tpc.org\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.30"},{"key":"e_1_3_2_1_3_1","first-page":"266","volume-title":"VLDB-25","author":"Ailamaki A.","year":"1999","unstructured":"A. Ailamaki , D. DeWitt , M. Hill , and D. Wood . DBMSs on a modern processor: Where does time go ? In VLDB-25 , pp. 266 -- 277 , Sept. 1999 . A. Ailamaki, D. DeWitt, M. Hill, and D. Wood. DBMSs on a modern processor: Where does time go? In VLDB-25, pp. 266--277, Sept. 1999."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80120"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279363"},{"key":"e_1_3_2_1_6_1","first-page":"54","article-title":"Database architecture optimized for the new bottleneck: Memory access","author":"Boncz P. A.","year":"1999","unstructured":"P. A. Boncz , S. Manegold , and M. L. Kersten . Database architecture optimized for the new bottleneck: Memory access . In VLDB-25 , pp. 54 -- 65 , 1999 . P. A. Boncz, S. Manegold, and M. L. Kersten. Database architecture optimized for the new bottleneck: Memory access. In VLDB-25, pp. 54--65, 1999.","journal-title":"VLDB-25"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/69624.357206"},{"key":"e_1_3_2_1_10_1","volume-title":"The Benchmark Handbook for Database and Transaction Systems","author":"Gray J.","year":"1993","unstructured":"J. Gray , editor. The Benchmark Handbook for Database and Transaction Systems , Chapter 6. 1993 . J. Gray, editor. The Benchmark Handbook for Database and Transaction Systems, Chapter 6. 1993."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"e_1_3_2_1_12_1","unstructured":"Hewlett-Packard Inc. The open source database benchmark.  Hewlett-Packard Inc. The open source database benchmark."},{"key":"e_1_3_2_1_13_1","unstructured":"Intel Corp. Intel Itanium 2 processor reference manual.  Intel Corp. Intel Itanium 2 processor reference manual."},{"key":"e_1_3_2_1_14_1","unstructured":"International Technology Roadmap for Semiconductors.  International Technology Roadmap for Semiconductors."},{"key":"e_1_3_2_1_15_1","volume-title":"Towards a Simplified Database Workloads for Computer Architecture Evaluation","author":"Keeton K.","year":"2000","unstructured":"K. Keeton and D. Patterson . Towards a Simplified Database Workloads for Computer Architecture Evaluation . 2000 . K. Keeton and D. Patterson. Towards a Simplified Database Workloads for Computer Architecture Evaluation. 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261836"},{"key":"e_1_3_2_1_17_1","volume-title":"MITRE and MIT Lincoln Laboratory","author":"Koester D.","year":"2003","unstructured":"D. Koester and J. Kepner . HPCS Assessment Framework and Benchmarks . MITRE and MIT Lincoln Laboratory , Mar. 2003 . D. Koester and J. Kepner. HPCS Assessment Framework and Benchmarks. MITRE and MIT Lincoln Laboratory, Mar. 2003."},{"key":"e_1_3_2_1_18_1","volume-title":"International Conference on Parallel Processing","author":"Kogge P.","year":"1994","unstructured":"P. Kogge . The EXECUBE approach to massively parallel processing . In International Conference on Parallel Processing , Aug. 1994 . P. Kogge. The EXECUBE approach to massively parallel processing. In International Conference on Parallel Processing, Aug. 1994."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_21_1","volume-title":"The stream benchmark","author":"McCalpin J.","year":"1999","unstructured":"J. McCalpin . The stream benchmark , 1999 . J. McCalpin. The stream benchmark, 1999."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011168003859"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2003.1231478"},{"key":"e_1_3_2_1_26_1","volume-title":"What will have the greatest impact in 2010: The processor, the memory, or the interconnect? HPCA8 Panel Session","author":"Pinkston T.","year":"2002","unstructured":"T. Pinkston , A. Agarwal , W. Dally , J. Duato , B. Horst , and T. B. Smith . What will have the greatest impact in 2010: The processor, the memory, or the interconnect? HPCA8 Panel Session , 2002 . T. Pinkston, A. Agarwal, W. Dally, J. Duato, B. Horst, and T. B. Smith. What will have the greatest impact in 2010: The processor, the memory, or the interconnect? HPCA8 Panel Session, 2002."},{"key":"e_1_3_2_1_27_1","first-page":"168","volume-title":"Proc. of the Sixth HPCA","author":"Rajwar R.","year":"2000","unstructured":"R. Rajwar , A. Kagi , and J. R. Goodman . Improving the throughput of synchronization by insertion of delays . In Proc. of the Sixth HPCA , pp. 168 -- 179 , Jan. 2000 . R. Rajwar, A. Kagi, and J. R. Goodman. Improving the throughput of synchronization by insertion of delays. In Proc. of the Sixth HPCA, pp. 168--179, Jan. 2000."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192062"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"},{"key":"e_1_3_2_1_30_1","volume-title":"SN2-MIPS Communication Protocol Specification","author":"SGI.","year":"2001","unstructured":"SGI. SN2-MIPS Communication Protocol Specification , 2001 . SGI. SN2-MIPS Communication Protocol Specification, 2001."},{"key":"e_1_3_2_1_31_1","unstructured":"SGI. Orbit Functional Specification Vol. 1 2002.  SGI. Orbit Functional Specification Vol. 1 2002."},{"key":"e_1_3_2_1_32_1","volume-title":"DBmbench: Fast and accurate database workload representation on modern microarchitecture. TR CMU-CS-03-161","author":"Shao M.","year":"2003","unstructured":"M. Shao , A. Ailamaki , and B. Falsafi . DBmbench: Fast and accurate database workload representation on modern microarchitecture. TR CMU-CS-03-161 , Carnegie Mellon University , 2003 . M. Shao, A. Ailamaki, and B. Falsafi. DBmbench: Fast and accurate database workload representation on modern microarchitecture. TR CMU-CS-03-161, Carnegie Mellon University, 2003."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545235"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/53951.53975"},{"key":"e_1_3_2_1_35_1","first-page":"2003","volume-title":"Proc. of IPDPS","author":"Tipparaju V.","unstructured":"V. Tipparaju , J. Nieplocha , and D. Panda . Fast collective operations using shared and remote memory access protocols on clusters . In Proc. of IPDPS , page 84a, Apr. 2003 . V. Tipparaju, J. Nieplocha, and D. Panda. Fast collective operations using shared and remote memory access protocols on clusters. In Proc. of IPDPS, page 84a, Apr. 2003."},{"key":"e_1_3_2_1_36_1","first-page":"15","volume-title":"Proc. of the 7th HPCA","author":"Torrellas J.","year":"2000","unstructured":"J. Torrellas , A.-T. Nguyen , and L. Yang . Toward a cost-effective DSM organization that exploits processor-memory integration . In Proc. of the 7th HPCA , pp. 15 -- 25 , Jan. 2000 . J. Torrellas, A.-T. Nguyen, and L. Yang. Toward a cost-effective DSM organization that exploits processor-memory integration. In Proc. of the 7th HPCA, pp. 15--25, Jan. 2000."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140382"},{"key":"e_1_3_2_1_38_1","volume-title":"University of Utah","author":"Zhang L.","year":"2003","unstructured":"L. Zhang . UVSIM reference manual. TR UUCS-03-011 , University of Utah , May 2003 . L. Zhang. UVSIM reference manual. TR UUCS-03-011, University of Utah, May 2003."},{"key":"e_1_3_2_1_39_1","volume-title":"IPDPS","author":"Zhang L.","year":"2004","unstructured":"L. Zhang , Z. Fang , and J. B. Carter . Highly efficient synchronization based on active memory operations . In IPDPS , Apr. 2004 . L. Zhang, Z. Fang, and J. B. Carter. Highly efficient synchronization based on active memory operations. In IPDPS, Apr. 2004."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966490"}],"event":{"name":"ICS07: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seattle Washington","acronym":"ICS07"},"container-title":["Proceedings of the 21st annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1274971.1275004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T15:10:51Z","timestamp":1673449851000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1274971.1275004"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,17]]},"references-count":39,"alternative-id":["10.1145\/1274971.1275004","10.1145\/1274971"],"URL":"https:\/\/doi.org\/10.1145\/1274971.1275004","relation":{},"subject":[],"published":{"date-parts":[[2007,6,17]]},"assertion":[{"value":"2007-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}