{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:04Z","timestamp":1750308664280,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":12,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1145\/1275462.1275486","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"18-es","source":"Crossref","is-referenced-by-count":0,"title":["ILP in the undergraduate curriculum"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Tabak","sequence":"first","affiliation":[{"name":"George Mason University, Fairfax, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","reference":[{"unstructured":"J. L. Hennessy, D. A. Patterson,Computer Architecture: A Quantitative Approach, 2<sup>nd<\/sup> ed., M. Kaufmann, San Francisco, CA, 1996.","key":"key-10.1145\/1275462.1275486-1"},{"unstructured":"C. Hamacher, Z. Vranesic, S. Zaky,Computer Organization, 5<sup>th<\/sup> ed., McGraw Hill, NY, 2002.","key":"key-10.1145\/1275462.1275486-2"},{"unstructured":"J. P. Hayes,Computer Architecture and Organization, 3<sup>rd<\/sup> ed., McGraw Hill, NY, 1998.","key":"key-10.1145\/1275462.1275486-3"},{"doi-asserted-by":"crossref","unstructured":"J. E. Smith, G. S. Sohi, The Microarchitecture of Superscalar Processors, Proc. IEEE, vol.83, no.12, pp. 1609--1624, Dec. 1995.","key":"key-10.1145\/1275462.1275486-4","DOI":"10.1109\/5.476078"},{"doi-asserted-by":"crossref","unstructured":"A. Moshovos, G. S. Sohi, Microarchitecture Innovations, Proc. IEEE, vol.89, no.11, pp.1560--1575, Nov.2001.","key":"key-10.1145\/1275462.1275486-5","DOI":"10.1109\/5.964438"},{"unstructured":"S. McFarling, Combining Branch Predictors, WRL Technical Note, TN-36, June 1993.","key":"key-10.1145\/1275462.1275486-6"},{"unstructured":"M. Johnson,Superscalar Design, Prentice Hall, Englewood Cliffs, NJ, 1990.","key":"key-10.1145\/1275462.1275486-7"},{"doi-asserted-by":"crossref","unstructured":"N. P. Jouppi, D. W. Wall, Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines, In Proc. ASPLOS III, pp.272--282, Boston, MA, April 1989.","key":"key-10.1145\/1275462.1275486-8","DOI":"10.1145\/70082.68207"},{"doi-asserted-by":"crossref","unstructured":"N. P. Jouppi, The Nonuniform Distribution of Instruction-Level and Machine Parallelism and its Effect on Performance, IEEE Trans. on Computers, vol.38, no.12, pp.1645--1658, Dec. 1989.","key":"key-10.1145\/1275462.1275486-9","DOI":"10.1109\/12.40844"},{"unstructured":"D. Tabak,RISC Systems and Applications, RSP, UK and Wiley, NY, 1996.","key":"key-10.1145\/1275462.1275486-10"},{"doi-asserted-by":"crossref","unstructured":"M. S. Schlansker, B. R. Rau, EPIC: Explicitly Parallel Instruction Computing, IEEE Spectrum, vol.33, no.2, pp.37--45, Feb.2000.","key":"key-10.1145\/1275462.1275486-11","DOI":"10.1109\/2.820037"},{"unstructured":"M. S. Schlansker, B. R. Rau, EPIC: An Architecture for Instruction-Level Parallel Processors, HP Laboratories Report, HPL-1999-111, Feb.2000.","key":"key-10.1145\/1275462.1275486-12"}],"event":{"number":"WCAE 2002","acronym":"WCAE '02","name":"the 2002 workshop","start":{"date-parts":[[2002,5,26]]},"theme":"Held in conjunction with the 29th International Symposium on Computer Architecture","location":"Anchorage, Alaska"},"container-title":["Proceedings of the 2002 workshop on Computer architecture education Held in conjunction with the 29th International Symposium on Computer Architecture - WCAE '02"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275462.1275486","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275486&ftid=435626&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:30Z","timestamp":1750276830000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275462.1275486"}},"subtitle":[],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2002]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1145\/1275462.1275486","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}