{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:04Z","timestamp":1750308664199,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":5,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1145\/1275521.1275529","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"5-es","source":"Crossref","is-referenced-by-count":0,"title":["Superscalar out-of-order demystified in four instructions"],"prefix":"10.1145","author":[{"given":"James C.","family":"Hoe","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275521.1275529-1","doi-asserted-by":"crossref","unstructured":"S. J. Eggers, J. S. Emer, H. M. Leby, J. L. Lo, R. L. Stamm and D. M. Tullsen, \"Simultaneous multithreading: a platform for next-generation processors,\"IEEE Micro, vol 17 no 5, pp 12--19, Sep\/Oct 1997.","DOI":"10.1109\/40.621209"},{"key":"key-10.1145\/1275521.1275529-2","unstructured":"HDL Compiler for Verilog Reference Manual, Synopsys, Inc., 2000."},{"key":"key-10.1145\/1275521.1275529-3","unstructured":"G. Kane and J. Heinrich,MIPS RISC Architecture, New Jersy:Prentice Hall, 1991."},{"key":"key-10.1145\/1275521.1275529-4","doi-asserted-by":"crossref","unstructured":"R. E. Kessler, \"The Alpha 21264 microprocessor,\" IEEE Micro, vol 16, no. 2, pp 24--36, Mar\/Apr 1999.","DOI":"10.1109\/40.755465"},{"key":"key-10.1145\/1275521.1275529-5","doi-asserted-by":"crossref","unstructured":"K. C. Yeager, \"The MIPS R10000 superscalar microprocessor,\"IEEE Micro, vol. 16, pp. 28--41, Apr 1996.","DOI":"10.1109\/40.491460"}],"event":{"name":"the 2003 workshop","start":{"date-parts":[[2003,6,8]]},"number":"WCAE 2003","theme":"Held in conjunction with the 30th International Symposium on Computer Architecture","location":"San Diego, California","acronym":"WCAE '03"},"container-title":["Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275521.1275529","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275529&amp;ftid=435635&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275521.1275529"}},"subtitle":[],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2003]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1145\/1275521.1275529","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}