{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:04Z","timestamp":1750308664067,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":19,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1145\/1275571.1275578","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"5-es","source":"Crossref","is-referenced-by-count":2,"title":["Extending FPGA based teaching boards into the area of distributed memory multiprocessors"],"prefix":"10.1145","author":[{"given":"Michael","family":"Manzke","sequence":"first","affiliation":[{"name":"Trinity College Dublin, Ireland"}]},{"given":"Ross","family":"Brennan","sequence":"additional","affiliation":[{"name":"Trinity College Dublin, Ireland"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275571.1275578-1","doi-asserted-by":"crossref","unstructured":"R. Brennan and M. Manzke, \"On the introduction of reconfigurable hardware into computer architecture education,\" inWorkshop on Computer Architecture Education WCAE 2003(E. F. Gehringer, ed.), pp. 96--103, June 2003.","DOI":"10.1145\/1275521.1275541"},{"key":"key-10.1145\/1275571.1275578-2","unstructured":"D. Lynch, \"A motorola 68008 opcode compatible vhdl cpu,\" April 2004. http:\/\/www.cs.tcd.ie\/Michael.Manzke\/fyp2003-2004\/DavidLynch.pdf."},{"key":"key-10.1145\/1275571.1275578-3","unstructured":"L. Redmond, \"Design of a teaching instruction set processor in vhdl,\" April 2004. http:\/\/www.cs.tcd.ie\/Michael.Manzke\/fyp2003--2004\/LauraRedmond.pdf."},{"key":"key-10.1145\/1275571.1275578-4","unstructured":"P. M. Kelty,IEEE Standard for Scalable Coherent Interface. IEEE, ieee std 1596--1992 ed., March 1992."},{"key":"key-10.1145\/1275571.1275578-5","unstructured":"Dolphin Interconnect Solutions Inc.,LC3- SCI Link Controller for System Area Networks. http:\/\/www.dolphinics.com\/products\/hardware\/lc3.html."},{"key":"key-10.1145\/1275571.1275578-6","unstructured":"\"Clusters@top500,\" May 2004. http:\/\/clusters.top500.org\/."},{"key":"key-10.1145\/1275571.1275578-7","unstructured":"\"Dolphin interconnect solutions inc.,\" May 2004. http:\/\/www.dolphinics.com."},{"key":"key-10.1145\/1275571.1275578-8","unstructured":"\"Dolphin interconnect solutions inc.,\" June 2000. http:\/\/www.dolphinics.com\/news\/2000\/june020-2000.html."},{"key":"key-10.1145\/1275571.1275578-9","unstructured":"M. Manzke and B. Coghlan, \"Non-intrusive deep tracing of sci interconnect traffic,\" inSCI-Europe(W. Karl and G. Horn, eds.), pp. 53--58, September 1999."},{"key":"key-10.1145\/1275571.1275578-10","unstructured":"B. C. O. L. Michael Manzke, Stuard Kenny, \"Tuning and verification of simulation models for high speed interconnection,\" inPDPTA(H. Arabnia, ed.), pp. 1087--1093, June 2001."},{"key":"key-10.1145\/1275571.1275578-11","unstructured":"Dolphin Interconnect Solutions Inc.,A backside link (B-Link) for scalable coherent interface (SCI nodes), May 1996."},{"key":"key-10.1145\/1275571.1275578-12","unstructured":"H. Hellwagner, SCI:Scalable Coherent Interface, vol. 1734 ofLecture Notes in Computer-Science, ch. 1. The SCI Standard and Applications of SCI, pp. 26--30. Springer. 1999."},{"key":"key-10.1145\/1275571.1275578-13","unstructured":"Intel,Intel 865G\/865GV\/865PE\/865P Chipset. Intel, March 2004. http:\/\/developer.intel.com\/design\/chipsets\/."},{"key":"key-10.1145\/1275571.1275578-14","unstructured":"Xilinx,Introduction to the VirtexII Product Family. Xilinx Inc, December 2001. http:\/\/www.xilinx.com."},{"key":"key-10.1145\/1275571.1275578-15","unstructured":"ARM,AMBA Specification V2.0. ARM Limited, May 1999. http:\/\/www.arm.com."},{"key":"key-10.1145\/1275571.1275578-16","unstructured":"J. Gaisler,Leon2-1.0.10 Users Guide. Gaisler Research, December 2002. http:\/\/www.gaisler.com."},{"key":"key-10.1145\/1275571.1275578-17","unstructured":"SPARC,SPARC V8 Manual. SPARC International Inc, January 1992. http:\/\/www.sparc.org."},{"key":"key-10.1145\/1275571.1275578-18","unstructured":"\"Rtems is the real-time operating system for multiprocessor systems,\" May 2004. http:\/\/www.rtems.com\/."},{"key":"key-10.1145\/1275571.1275578-19","unstructured":"\"Linux for Ieon2 processor,\" May 2004. http:\/\/www.gaisler.com\/linux.html."}],"event":{"name":"the 2004 workshop","start":{"date-parts":[[2004,6,19]]},"number":"WCAE 2004","theme":"held in conjunction with the 31st International Symposium on Computer Architecture","location":"Munich, Germany","acronym":"WCAE '04"},"container-title":["Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275571.1275578","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275578&ftid=435652&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275571.1275578"}},"subtitle":[],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2004]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1145\/1275571.1275578","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}