{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:03Z","timestamp":1750308663996,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":17,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1145\/1275571.1275595","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"18-es","source":"Crossref","is-referenced-by-count":2,"title":["Visual simulator for ILP dynamic OOO processor"],"prefix":"10.1145","author":[{"given":"Anastas","family":"Misev","sequence":"first","affiliation":[{"name":"Methodius University, Skopje, Macedonia"}]},{"given":"Marjan","family":"Gusev","sequence":"additional","affiliation":[{"name":"Methodius University, Skopje, Macedonia"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275571.1275595-1","unstructured":"Austin, T., Sohi, G. S., (1992),Dynamic Dependency Analysis of Ordinary Programs, Proc. 19<sup>th<\/sup> Int. Conf. on Computer Architecture, ISCA-19."},{"key":"key-10.1145\/1275571.1275595-2","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T., (1997),The SimpleScalar Tool Set, Version 2, Technical report of the University of Wisconsin-Madison, Computer Science Department.","DOI":"10.1145\/268806.268810"},{"key":"key-10.1145\/1275571.1275595-3","unstructured":"Conte T. M. (1996),Superscalar and VLIW processors, inParallel and Distributed Computing Handbook, ed. by A. Y. Zomaya, McGraw Hill."},{"key":"key-10.1145\/1275571.1275595-4","unstructured":"Farcas, K. et all, (1995)Register File Design Considerations in Dynamically Scheduled Processor, WRL Technical report 95\/10, Paolo Alto, California."},{"key":"key-10.1145\/1275571.1275595-5","unstructured":"Gonzalez, J. and Gonzalez, A., (1995)Identifying Contributing Factors to ILP, Univesitat Politecnica de Catalunya, Barcelona, Spain."},{"key":"key-10.1145\/1275571.1275595-6","unstructured":"Gusev M. (1998),Contemporary Computer Systems, Medis, Skopje, Macedonia."},{"key":"key-10.1145\/1275571.1275595-7","unstructured":"Gusev, M., Misev, A. and Popovski, G. (1998)Simulation of Superscalar Processor, proc. of ITI'98, Pula, Croatia."},{"key":"key-10.1145\/1275571.1275595-8","unstructured":"Gusev, M, Misev. A and Popovski. G (1999),Memory Address Dependencies, ITI-99 pp.191--196."},{"key":"key-10.1145\/1275571.1275595-9","unstructured":"Hennessy J. L., Patterson D. A. (1998),Computer Organization and Design: The Hardware Software Interface, sec. edition, Morgan Kaufmann Publishers, San Francisco, California."},{"key":"key-10.1145\/1275571.1275595-10","unstructured":"Misev, A., Gusev, M., (2004),Simulators for ILP courses, proc. of TEMPUS CD JEP 16160 workshops, Nish, Serbia and Montenegro."},{"key":"key-10.1145\/1275571.1275595-11","unstructured":"Patterson, D and Hennessy, J. (1996)Computer Architecture A Quantitative Approach, second edition, MKP, San Francisco, California."},{"key":"key-10.1145\/1275571.1275595-12","unstructured":"Sima D. at al. (1997),Advanced Computer Architectures: A Design Space Approach, Addison Wesley Longman, Harlow, England."},{"key":"key-10.1145\/1275571.1275595-13","doi-asserted-by":"crossref","unstructured":"Smith, J. and Pleszkun, A. (1988)Implementing Precise Interrupts in Pipelined Processors, IEEE Transactions on computers, vol. 37, no. 5, p.562--573.","DOI":"10.1109\/12.4607"},{"key":"key-10.1145\/1275571.1275595-14","unstructured":"Tyson, G., Austin, T. (1997),Improving the Accuracy and Performance of Memory Communication Through Renaming, Proc.30<sup>th<\/sup> Ann. Int. Symp. on Microarchitecture, MICRO-30."},{"key":"key-10.1145\/1275571.1275595-15","unstructured":"Wall, D. (1993)Limits of Instruction-Level Parallelism, WRL Research report 93\/6, Paolo Alto, California."},{"key":"key-10.1145\/1275571.1275595-16","unstructured":"Wall, D. (1994)Speculative Execution and Instruction-Level Parallelism, WRL Technical Note 94\/42, Paolo Alto, California."},{"key":"key-10.1145\/1275571.1275595-17","unstructured":"Yeh, T. Y., Patt, Y. N., (1992)Alternative Implementations of two-level Adaptive Branch Prediction, Proceedings of 19th Int. Symposium on Computer Architecture (ISCA) pp.124--134."}],"event":{"name":"the 2004 workshop","start":{"date-parts":[[2004,6,19]]},"number":"WCAE 2004","theme":"held in conjunction with the 31st International Symposium on Computer Architecture","location":"Munich, Germany","acronym":"WCAE '04"},"container-title":["Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275571.1275595","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275595&ftid=435909&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275571.1275595"}},"subtitle":[],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2004]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1145\/1275571.1275595","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}