{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:04Z","timestamp":1750308664827,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":12,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1145\/1275604.1275613","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"5-es","source":"Crossref","is-referenced-by-count":5,"title":["QUILT"],"prefix":"10.1145","author":[{"given":"Gregory J.","family":"Briggs","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, NY"}]},{"given":"Edwin J.","family":"Tan","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}]},{"given":"Nicholas A.","family":"Nelson","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}]},{"given":"David H.","family":"Albonesi","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275604.1275613-1","doi-asserted-by":"crossref","unstructured":"D. Bodemer et al. The active integration of information during learning with dynamic and interactive visualisations.Learning and Instruction, 14(3):325--341, 2004.","DOI":"10.1016\/j.learninstruc.2004.06.006"},{"key":"key-10.1145\/1275604.1275613-2","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. InProceedings of the 27th International Symposium on Computer Architecture, pages 83--94, Vancouver, Canada, Jun 2000.","DOI":"10.1145\/339647.339657"},{"key":"key-10.1145\/1275604.1275613-3","doi-asserted-by":"crossref","unstructured":"D. Burger and T. Austin. The SimpleScalar Toolset, Version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison Computer Sciences Department, Jun 1997.","DOI":"10.1145\/268806.268810"},{"key":"key-10.1145\/1275604.1275613-4","unstructured":"G. Chen et al. Electrical and optical on-chip interconnects in future microprocessors. InProceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 2005."},{"key":"key-10.1145\/1275604.1275613-5","doi-asserted-by":"crossref","unstructured":"R. M. Felder and R. Brent. Understanding Student Differences.Journal of Engineering Education, 94(1):57--72, Jan 2005.","DOI":"10.1002\/j.2168-9830.2005.tb00829.x"},{"key":"key-10.1145\/1275604.1275613-6","unstructured":"R. M. Felder and B. A. Soloman. Index of Learning Styles. World Wide Web, http:\/\/www.ncsu.edu\/felder-public\/ILSpage.html."},{"key":"key-10.1145\/1275604.1275613-7","doi-asserted-by":"crossref","unstructured":"W. Huang et al. Compact Thermal Modeling for Temperature-Aware Design. InProceedings of the 41st Design Automation Conference, pages 878--883, San Diego, CA, Jun 2004.","DOI":"10.1145\/996566.996800"},{"key":"key-10.1145\/1275604.1275613-8","unstructured":"N. A. Nelson et al. Allevating Thermal Constraints while Maintaining Performance via Silicon-Based On-Chip Optical Interconnects. InWorkshop on Unique Chips and Systems, pages 45--52, Austin, TX, Mar 2005."},{"key":"key-10.1145\/1275604.1275613-9","doi-asserted-by":"crossref","unstructured":"O. K. Park and R. Hopkins. Instructional conditions for using dynamic visual displays: A review.Instructional Science, 21:427--449, 1993.","DOI":"10.1007\/BF00118557"},{"key":"key-10.1145\/1275604.1275613-10","unstructured":"Process, Integration, Device and Structures.The International Technology Roadmap for Semiconductors. World Wide Web, http:\/\/public.itrs.net\/Files\/2003PIDS\/PIDS2003.pdf, 2003 edition, 2003."},{"key":"key-10.1145\/1275604.1275613-11","doi-asserted-by":"crossref","unstructured":"M. W. Rashid et al. Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance. InProceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, Sep 2005.","DOI":"10.1109\/PACT.2005.20"},{"key":"key-10.1145\/1275604.1275613-12","doi-asserted-by":"crossref","unstructured":"K. Skadron et al. Temperature-Aware Microarchitecture. InProceedings of the 30th International Symposium on Computer Architecture, pages 2--13, San Diego, CA, Jun 2003.","DOI":"10.1145\/859618.859620"}],"event":{"name":"the 2005 workshop","start":{"date-parts":[[2005,6,5]]},"number":"WCAE 2005","theme":"held in conjunction with the 32nd International Symposium on Computer Architecture","location":"Madison, Wisconsin","acronym":"WCAE '05"},"container-title":["Proceedings of the 2005 workshop on Computer architecture education held in conjunction with the 32nd International Symposium on Computer Architecture - WCAE '05"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275604.1275613","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275613&ftid=435921&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275604.1275613"}},"subtitle":["a GUI-based integrated circuit floorplanning environment for computer architecture research and education"],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2005]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1145\/1275604.1275613","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}