{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T18:16:39Z","timestamp":1759342599741,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":13,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1145\/1275620.1275627","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"3-es","source":"Crossref","is-referenced-by-count":2,"title":["PSATSim"],"prefix":"10.1145","author":[{"given":"Clint W.","family":"Smullen","sequence":"first","affiliation":[{"name":"Clemson University, Clemson, SC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarek M.","family":"Taha","sequence":"additional","affiliation":[{"name":"Clemson University, Clemson, SC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275620.1275627-1","doi-asserted-by":"crossref","unstructured":"R. Bhargava, L. K. John, and F. Matus. Accurately modeling speculative instruction fetching in trace-driven simulation. InInternational Performance, Computer, and Communications Conference, pages 65--71, 1999.","DOI":"10.1109\/PCCC.1999.749422"},{"key":"key-10.1145\/1275620.1275627-2","doi-asserted-by":"crossref","unstructured":"G. J. Briggs, E. J. Tan, N. A. Nelson, and D. H. Albonesi. QUILT: A gui-based integrated circuit floorplanning enviroment for computer architecture research and education. InWCAE, 2005.","DOI":"10.1145\/1275604.1275613"},{"key":"key-10.1145\/1275620.1275627-3","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. InISCA, pages 83--94, 2000.","DOI":"10.1145\/339647.339657"},{"key":"key-10.1145\/1275620.1275627-4","doi-asserted-by":"crossref","unstructured":"H. Gruenbacher and M. Khosravipour. WinDLX and MIP-Sim Pipeline Simulators for Teaching Computer Architecture. InIEEE Symposium and Workshop on Engineering of Computer Based Systems (ECBS'96), page 412, 1996.","DOI":"10.1109\/ECBS.1996.494568"},{"key":"key-10.1145\/1275620.1275627-5","unstructured":"J. L. Hennessy and D. A. Patterson.Computer Architecture: A Quantitative Approach, Third Edition. Morgan Kaufmann Publishers, San Francisco, 2003."},{"key":"key-10.1145\/1275620.1275627-6","unstructured":"T. Lindholm and F. Yellin.The Java Virtual Machine Specification. Addison-Wesley, 1999."},{"key":"key-10.1145\/1275620.1275627-7","doi-asserted-by":"crossref","unstructured":"A. Misev and M. Gusev.Visual simulator for ILP dynamic OOO processor. St. Cyril & Methodius U., 2004.","DOI":"10.1145\/1275571.1275595"},{"key":"key-10.1145\/1275620.1275627-8","unstructured":"R. Ontko and D. Stone. micl IJVM Assembler. Developed for A. S. Tanenbaum'sStructured Computer Organization, available at http: \/\/www.ontko.com\/micl\/, April 2002."},{"key":"key-10.1145\/1275620.1275627-9","unstructured":"J. P. Shen and M. H. Lipasti.Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill, 2005."},{"key":"key-10.1145\/1275620.1275627-10","doi-asserted-by":"crossref","unstructured":"C. T. Weaver, E. Larson, and T. Austin.Effective Support of Simulation in Computer Architecture Instruction. International Symposium on Computer Architecture, 2002.","DOI":"10.1145\/1275462.1275476"},{"key":"key-10.1145\/1275620.1275627-11","doi-asserted-by":"crossref","unstructured":"S. Wilton and N. Jouppi. CACTI: An enhanced cache access and cycle time model, 1996.","DOI":"10.1109\/4.509850"},{"key":"key-10.1145\/1275620.1275627-12","doi-asserted-by":"crossref","unstructured":"M. Wolff and L. Wills.SATSim: A Superscalar Architecture Trace Simulator: Using Interactive Animation. Georgia Institute of Technology, 2000.","DOI":"10.1145\/1275240.1275249"},{"key":"key-10.1145\/1275620.1275627-13","doi-asserted-by":"crossref","unstructured":"K. C. Yeager. The MIPS R10000 Superscalar Microprocessor.IEEE Micro, 16(2):28--40, April 1996.","DOI":"10.1109\/40.491460"}],"event":{"name":"the 2006 workshop","start":{"date-parts":[[2006,6,17]]},"number":"WCAE 2006","theme":"held in conjunction with the 33rd International Symposium on Computer Architecture","location":"Boston, Massachusetts","acronym":"WCAE '06"},"container-title":["Proceedings of the 2006 workshop on Computer architecture education held in conjunction with the 33rd International Symposium on Computer Architecture - WCAE '06"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275620.1275627","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275627&ftid=435929&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275620.1275627"}},"subtitle":["an interactive graphical superscalar architecture simulator for power and performance analysis"],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2006]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1145\/1275620.1275627","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}