{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:04Z","timestamp":1750308664912,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":20,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1145\/1275620.1275628","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"4-es","source":"Crossref","is-referenced-by-count":2,"title":["An execution-driven simulation tool for teaching cache memories in introductory computer organization courses"],"prefix":"10.1145","author":[{"given":"Salvador","family":"Petit","sequence":"first","affiliation":[{"name":"Polytechnic University of Valencia"}]},{"given":"Noel","family":"Tom\u00e1s","sequence":"additional","affiliation":[{"name":"Polytechnic University of Valencia"}]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[{"name":"Polytechnic University of Valencia"}]},{"given":"Ana","family":"Pont","sequence":"additional","affiliation":[{"name":"Polytechnic University of Valencia"}]}],"member":"320","reference":[{"doi-asserted-by":"crossref","unstructured":"C. McNairy and D. Soltis, \"Itanium 2 Processor Microarchitecture\",IEEE Micro, Vol. 23, No. 2, March-April 2003, pp. 44--55.","key":"key-10.1145\/1275620.1275628-1","DOI":"10.1109\/MM.2003.1196114"},{"doi-asserted-by":"crossref","unstructured":"M. V. Wilkes, \"Slave Memories and Dynamic Storage Allocation\",Transactions of the IEEE, vol. EC-14, 1965, pp. 270.","key":"key-10.1145\/1275620.1275628-2","DOI":"10.1109\/PGEC.1965.264263"},{"unstructured":"J. Huynh, \"The AMD Athlon MP Processor with 512KB L2 Cache\",AMD White Paper, May 2003.","key":"key-10.1145\/1275620.1275628-3"},{"doi-asserted-by":"crossref","unstructured":"N. Jouppi, \"Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers\",Proceedings of the ISCA-17, June 1990, pp. 364--373.","key":"key-10.1145\/1275620.1275628-4","DOI":"10.1145\/325096.325162"},{"unstructured":"K. K. Chan, C. C. Hay, J. R. Keller, G. P. Kurpanek, F. X. Schumacher, J. Zheng, \"Design of the HP PA 7200 CPU\",Hewlett-Packard Journal, February 1996, pp. 1--12.","key":"key-10.1145\/1275620.1275628-5"},{"doi-asserted-by":"crossref","unstructured":"J. Sahuquillo, A. Pont, \"Splitting the Data Cache: A Survey\",IEEE Concurrency, September 2000.","key":"key-10.1145\/1275620.1275628-6","DOI":"10.1109\/4434.865890"},{"unstructured":"Curriculum Guidelines for Undergraduate Degree Programs in Computer Engineering, Joint Task Force on Computer Engineering Curricula, IEEE Computer Society-Association for Computing Machinery, December 2004.","key":"key-10.1145\/1275620.1275628-7"},{"unstructured":"D. A. Patterson, J. L. Hennessy,Computer Organization: the Hardware\/Software Interface, Morgan Kaufmann 2005 (3rd edition).","key":"key-10.1145\/1275620.1275628-8"},{"unstructured":"W. Stallings,Computer Organization and Arquitecture: Designing for Performance, McGraw Hill 2002 (6th edition).","key":"key-10.1145\/1275620.1275628-9"},{"unstructured":"J. L. Hennessy, D. A. Patterson,Computer Architecture: a Quantitative Approach, Morgan Kaufmann 2003 (3rd edition).","key":"key-10.1145\/1275620.1275628-10"},{"unstructured":"C. Hamacher, Z. Vranesic, and S. Zaky,Computer Organization, McGraw Hill 2002 (5th edition).","key":"key-10.1145\/1275620.1275628-11"},{"doi-asserted-by":"crossref","unstructured":"J. Real, J. Sahuquillo, A. Pont, L. Lemus, and A. Robles, \"A lab course of Computer Organization in the Technical University of Valencia\",Proceedings of the Workshop on Computer Architecture Education, May 2002, pp. 119--125.","key":"key-10.1145\/1275620.1275628-12","DOI":"10.1145\/1275462.1275491"},{"unstructured":"J. Larus, \"SPIM: a MIPS32 Simulator\",http:\/\/www.cs.wise.edu\/~larus\/spim.html.","key":"key-10.1145\/1275620.1275628-13"},{"unstructured":"\"Machine Structures\",CS61C, UC Berkeley, http:\/\/inst.eecs.berkeley.edu\/~cs61c\/labs\/lab12.txt, Spring 2005.","key":"key-10.1145\/1275620.1275628-14"},{"unstructured":"G. Hinton, D. Sager, M. Upton, D. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Rousell, \"The Microarchitecture of the Pentium 4 Processor\",Intel Technology Journal, Q1, 2001.","key":"key-10.1145\/1275620.1275628-15"},{"unstructured":"W. Yurcik, G. S. Wolffe, M. A. Holiday, \"A Survey of Simulators Used in Computer Organization\/Architecture Courses\",Proceedings of the Summer Computer Simulation Conference, July 2001.","key":"key-10.1145\/1275620.1275628-16"},{"unstructured":"E. Cordeiro, I. Stefani, T. Soares, C. Martins, \"DCM-Sim: Didactic Cache Memory Simulator\",Proceeedings of 33rd ASEE\/IEEE Frontiers in Education Conference, November 2003.","key":"key-10.1145\/1275620.1275628-17"},{"doi-asserted-by":"crossref","unstructured":"E. S. Tam, J. A. Rivers, G. S. Tyson, and E. S. Davidson, \"mlcache: A flexible multilateral cache simulator\",Proceedings of MASCOTS'98, 1998, pp. 19--26.","key":"key-10.1145\/1275620.1275628-18","DOI":"10.1109\/MASCOT.1998.693670"},{"unstructured":"http:\/\/www.cs.wise.edu\/~markhill\/DineroIV\/","key":"key-10.1145\/1275620.1275628-19"},{"doi-asserted-by":"crossref","unstructured":"D. C. Burger and T. M. Austin, \"The SimpleScalar Tool Set, Version 2.0\",Computer Architecture News, 25 (3), June 1997, pp. 13--25.","key":"key-10.1145\/1275620.1275628-20","DOI":"10.1145\/268806.268810"}],"event":{"number":"WCAE 2006","acronym":"WCAE '06","name":"the 2006 workshop","start":{"date-parts":[[2006,6,17]]},"theme":"held in conjunction with the 33rd International Symposium on Computer Architecture","location":"Boston, Massachusetts"},"container-title":["Proceedings of the 2006 workshop on Computer architecture education held in conjunction with the 33rd International Symposium on Computer Architecture - WCAE '06"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275620.1275628","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275628&ftid=435930&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275620.1275628"}},"subtitle":[],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2006]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1145\/1275620.1275628","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}